Sie sind auf Seite 1von 47

A B C D E

1 1

Compal Confidential
2
Schematics Document 2

INTEL AUBURNDALE with IBEX core logic

3
Cartier UMA 3

LA-4902P
2009-12-07
4
REV:1.0 4

om
l.c
ai
Security Classification Compal Secret Data Compal Electronics, Inc.

tm
Issued Date 2008/09/15 2009/12/31 Title

ho
Deciphered Date
Cover Sheet

f@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev

in
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom LA-4902P 0.3

xa
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

he
Date: Monday, December 14, 2009 Sheet 1 of 47
A B C D E
A B C D E

Compal Confidential

File Name : LA-4902P


Cartier UMA XDP Conn.
Page 4
Accelerometer

LIS302DLTR

Fan Control Mobile Page 26


Thermal Sensor Page 4
1
EMC2113 1

Page 4
CPU Dual Core DDR3 1066/1333MHz 1.5V DDR3-SO-DIMM X 2
BANK 0, 1, 2, 3 Page 9,10
eDP
DP Panel Socket-rPGA989 Dual Channel
Page 20
37.5mm*37.5mm

Page 4,5,6,7,8
VGA
Page 18 CK505

DP-D FDI DMI X4 Clock Generator


Display Port ICS9LPRS397
Page 19
DP X 2(Docking)
Page 28
USB2.0 Page 11
DP-C ; DP-B

USB x2(Docking)Page 28
2
Express Card 54 WWAN Card 2

PCIE X1 + USB X1 PCIE X1 USB2.0 FingerPrinter VFM451 daughter board


Audio Board Page 24
Intel Ibex Peak M USBx1 Page 31
Azalia
USB conn x 3(For I/O)
1071pins BT Conn USB x 1Page 26
25mm*27mm SATA0
PCI-E BUS
USB x1(Camara)
10/100/1000 LAN WLAN Card Rico R5C835 SATA1
Page 20
WLAN + PCIE X1 PCI BUS
Page 12,13,14,15,16,17
Intel Hansville GbE
PHY Controller MDC V1.5 RJ11
Page 21 Page 23 ONFI Interface Page 25 Page 25
Page 27

TPA6047A Audio Board


Braidwood Audio CKT
IDT 92HD75 AMP & Audio Jack
Page 24 Audio Board
RJ45 CONN
3
1394Page
port Smart Card SD/MMC Slot 3

Page 22 27 Audio Board


SATA ODD Connector
Page 12 Page 36
Docking CONN.
NAND Flash Card (2) PS/2 Interfaces
Page 24
2.5" SATA HDD Connector (2) USB 2.channels
LPC BUS Page 12 (2) SATA Channels
(2) Display Port Channels
RTC CKT. (1) Serial Port
LED (1) Parallel Port
Page 12 Audio Board (1) Line In
(1) Line Out
(1) RJ45 (10/100/1000)
TPM1.2 SMSC Super I/O (1) VGA
Power OK CKT. SMSC KBC 1098 (1) 2 LAN indicator LED's
Page 32
SLB9635TT SMCS47N217N
Page 30 (1) Power Button
Page 31 page 29 (1) I2C interface
C OM1 LPT
4
Power On/Off CKT. Touch Pad CONN. Int.KBD ( Docking ) ( Docking )
4

Page 25 Page 30 Page 30


Page 25 Page 25

TrackPoint CONN.
Page 25
Security Classification Compal Secret Data Compal Electronics, Inc.
2008/09/15 2009/12/31 Title
DC/DC Interface CKT. Issued Date Deciphered Date
Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Page 33 SPI ROM AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Size Document Number
Custom LA-4902P
Rev
0.3
8 MB Page 31 MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 2 of 47
A B C D E
A

( O MEANS ON X MEANS OFF )


Voltage Rails Symbol Note :
+RTCVCC +B +5VALW +3VM +1.5V +5VS
+3VL +3VALW +1.05VM +0.75V +3VS
+1.5VS
: means Digital Ground
power
plane +VCCP
+CPU_CORE
+1.05VS : means Analog Ground
+1.8VS

State @ : means just reserve , no build


CONN@ : means ME part.

S0
O O O O O O Install below 45 level BOM structure for ver. 0.1
S1 45@ : means just put it in the BOM of 45 level.
O O O O O O
S3
O O O O O X
S5 S4/AC
O O O O X X
S5 S4/ Battery only
O O X X X X Install below 43 level BOM structure for ver. 0.1
S5 S4/AC & Battery
don't exist
O X X X X X DEBUG@ : means just build when PCIE port 80 CARD function enable. Remove before MP
1 1

N10M@ : Install for N10M Graphic controller


1098@ : Install for 1098 KBC controller

SMBUS Control Table Reserve below BOM structure for ver. 0.1
THERMAL 1091@ : Install for 1091 KBC controller
SOURCE BATT XDP SODIMM CLK CHIP MINI CARD DOCK NIC SENSOR G-SENSOR

SMB_EC_CK1
SMB_EC_DA1
SMSC1098 V X X X X X X X X
SMBCLK
SMBDATA
Calpella X V V V V V X X V
SML0CLK
SML0DATA
Calpella X X X X X X V X X
SML1CLK
SML1DATA
Calpella X X X X X X X V V

om
l.c
ai
Compal Secret Data Compal Electronics, Inc.

tm
Security Classification

ho
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

f@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List

in
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev

xa
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-4902P 0.3

he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 3 of 47
A
1 2 3 4 5

Layout rule10mil width trace +VCCP

length < 0.5", spacing 20mil PM_EXTTS#0 1 2


JCPU1B R1 10K_0402_5%
20_0402_1% 1 R2 2COMP3 AT23 PM_EXTTS#1 1 2
COMP3 CLK_CPU_BCLK R3 10K_0402_5%
BCLK A16 CLK_CPU_BCLK 15

MISC
20_0402_1% 1 R5 2COMP2 AT24 B16 CLK_CPU_BCLK#
COMP2 BCLK# CLK_CPU_BCLK# 15 +VCCP
SI1 NO30

CLOCKS
49.9_0402_1% 1 R7 2COMP1 G16 AR30 CLK_CPU_XDP
COMP1 BCLK_ITP CLK_CPU_XDP# R14
BCLK_ITP# AT30
49.9_0402_1% 1 R9 2COMP0 AT26 COMP0
VDDPW RGOOD_R 1 2 1.5K_0402_1% VCCP_1.5VSPW RGD 32
XDP_TDO 1 2
E16 CLK_EXP R10 51_0402_5%
PEG_CLK CLK_EXP 13 This shall place near XDP
D16 CLK_EXP# 1 2 750_0402_1%
PEG_CLK# CLK_EXP# 13
TPC12 T1 TP_SKTOCC# AH24 R15
SKTOCC#
DPLL_REF_SSCLK A18 CLK_DP 13 09/07/02 HP
A A17 A
DPLL_REF_SSCLK# CLK_DP# 13
H_CATERR# AK14 CATERR# +1.5V

THERMAL
SM_DRAMRST# F6

2
15 H_PECI 1 R16 2 H_PECI_ISO AT15 PECI Q88
0_0402_5% AL1 SM_RCOMP0 R1133
SM_RCOMP[0] SM_RCOMP1 SSM3K7002F_SC59-3 1K_0402_5%
SM_RCOMP[1] AM1
to power; PU to VCCP at power side also AN1 SM_RCOMP2
SM_RCOMP[2]

D
41 H_PROCHOT# 1 R17 2 H_PROCHOT#_D AN26 3 1 DRAMRST# 9,10

1
0_0402_5% PROCHOT# PM_EXTTS#0
PM_EXT_TS#[0] AN15 T2 TPC12

DDR3
MISC
AP15 PM_EXTTS#1 1 2 from DDR
PM_EXT_TS#[1] PM_EXTTS#1_R 9,10

1
R18 0_0402_5%

G
PCH_DDR_RST 15

2
15 H_THERMTRIP# 1 R19 2 H_THERMTRIP#_R AK15 THERMTRIP#
R1989
0_0402_5% @ 100K_0402_5% 2 GPIO50 from PCH

AT28 XDP_PRDY# C1035

2
PRDY# XDP_PREQ# +VCCP
PREQ# AP27 0.1U_0402_16V4Z
1
AN28 XDP_TCK 10/09 HP S3 CPU Power Rail Change
TCK

2
H_CPURST# 1 R20 2 H_CPURST#_R AP26 AP28 XDP_TMS
RESET_OBS# TMS

PWR MANAGEMENT
0_0402_5% AT27 XDP_TRST# R846 @ 09/07/02 HP
TRST#

JTAG & BPM


1K_0402_5%
1 R21 2 H_PM_SYNC_R AL15 AT29 XDP_TDI
14 H_PM_SYNC
0_0402_5% PM_SYNC TDI
AR27 XDP_TDO CPU XDP Connector

1
TDO XDP_TDI_M PM_PWRBTN#_R
TDI_M AR29
H_CPUPW RGD 1 R22 2 SYS_AGENT_PWROK AN14 AP29 XDP_TDO_M JP1
0_0402_5% VCCPWRGOOD_1 TDO_M XDP_PREQ#
09/2/5 HP 1 GND0 GND1 2
AN25 XDP_DBRESET# XDP_PRDY# 3 4
DBR# OBSFN_A0 OBSFN_C0 CFG8 5
15 H_CPUPW RGD 1 R24 2 VCCPW RGOOD_0 AN27 VCCPWRGOOD_0
XDP_BPM#0 R1013 1 2 0_0402_5% 5 OBSFN_A1 OBSFN_C1 6 CFG9 5
0_0402_5% R1010 1 2 0_0402_5%
@ 7 8
5 CFG12 GND2 GND3
AJ22 XDP_BPM#0 XDP_BPM#1 R1014 1 2 0_0402_5% XDP_BPM#0_R 9 10
B BPM#[0] OBSDATA_A0 OBSDATA_C0 CFG0 5 B
14 PM_DRAM_PWRGD 1 R26 2 VDDPW RGOOD_R AK13 SM_DRAMPWROK BPM#[1] AK22 XDP_BPM#1
5 CFG13
R1009 1 2@ 0_0402_5% XDP_BPM#1_R 11 OBSDATA_A1 OBSDATA_C1 12 CFG1 5
0_0402_5% AK24 XDP_BPM#2 XDP_BPM#2 R1015 1 2 0_0402_5% 13 14
from power BPM#[2] XDP_BPM#3 R1011 GND4 GND5
BPM#[3] AJ24 5 CFG14 1 2@ 0_0402_5% XDP_BPM#2_R 15 OBSDATA_A2 OBSDATA_C2 16 CFG2 5
32 VTTPWRGOOD AM15 AJ25 XDP_BPM#4 XDP_BPM#3 R1016 1 2 0_0402_5% XDP_BPM#3_R 17 18
VTTPWRGOOD BPM#[4] OBSDATA_A3 OBSDATA_C3 CFG3 5 HP 10/21
AH22 XDP_BPM#5 R1012 1 2@ 0_0402_5% 19 20
BPM#[5] 5 CFG15 GND6 GND7 +3VS
AK23 XDP_BPM#6 21 22 SI1 NO3
BPM#[6] 5 CFG17 OBSFN_B0 OBSFN_D0 CFG10 5
H_PWRGD_XDP 1 R30 2 H_PW RGD_XDP_R AM26 AH23 XDP_BPM#7 23 24 09/3/9 HP
TAPPWRGOOD BPM#[7] 5 CFG16 OBSFN_B1 OBSFN_D1 CFG11 5
0_0402_5% 25 26
XDP_BPM#4 GND8 GND9
27 OBSDATA_B0 OBSDATA_D0 28 CFG4 5

2
15 BUF_PLT_RST# 1 R31 2 PLT_RST#_R AL14 RSTIN#
XDP_BPM#5 29 OBSDATA_B1 OBSDATA_D1 30 CFG5 5
1.5K_0402_5% 31 32 R23
+VCCP XDP_BPM#6 GND10 GND11
33 OBSDATA_B2 OBSDATA_D2 34 CFG6 5 1K_0402_5%
1

R25 XDP_BPM#7 35 36
OBSDATA_B3 OBSDATA_D3 CFG7 5
R33 IC,AUB_CFD_rPGA,R1P0 1 1K_0402_5% 37 38

1
750_0402_1% H_CPUPW RGD 1 GND12 GND13
2 H_CPUPW RGD_R 39 PWRGOOD/HOOK0 ITPCLK/HOOK4 40 CLK_CPU_XDP
C1 PM_PWRBTN#_R 41 42 CLK_CPU_XDP# +VCCP
CONN@ 12,14 PM_PWRBTN#_R HOOK1 ITPCLK#/HOOK5
0.1U_0402_16V4Z 43 44 1K_0402_5%
2

@ 2 H_PWRGD_XDP 1 VCC_OBS_AB VCC_OBS_CD XDP_RST#_R R28 H_CPURST#


2 45 HOOK2 RESET#/HOOK6 46 1 2
JTAG MAPPING R27 0_0402_5% 47 48 XDP_DBRESET#_R 1 2 XDP_DBRESET#
HOOK3 DBR#/HOOK7 XDP_DBRESET# 12,14
49 50 R29 0_0402_5%
GND14 GND15 XDP_TDO
TPC12 T110 51 SDA TD0 52
TPC12 T111 53 54 XDP_TRST# 2
SCL TRST# XDP_TDI @
09/2/5 HP 55 TCK1 TDI 56
XDP_TCK 57 58 XDP_TMS C1047
Processor Pullups TCK0 TMS
59 GND16 GND17 60 0.1U_0402_16V4Z
1
+VCCP SAMTE_BSH-030-01-L-D-A CONN@
XDP_RST#_R 1 @ 2 PLT_RST# PLT_RST# 12,15,21,23,25,31
R32 0_0402_5%
H_CATERR# R39
1 2 49.9_0402_1%

H_PROCHOT#_D 1 2
C
H_CPURST#_R
R42
1 2
68_0402_5%
+3VS
Thermal Sensor EMC2113 with CPU PWM FAN FAN_PWM-R 1
R910
2
0_0402_5%
FAN_PWM 29
C

R45 @ 68_0402_5% 2
C884

2
U54 0.1U_0402_16V4Z
R35 1
@
68_0402_5% H_THERMDC 1 16 REMOTE2+ 10/16 HP Add
DN DP2/DN3
DDR3 Compensation Signals 1 2 H_THERMDA 2 15 REMOTE2- +5VS

1
C2 2200P_0402_50V7K DP DN2/DP3

2
+3VS_THER 3 14 R38 2.05K_0402_1% 09/2/5 HP
SM_RCOMP0 C3 VDD TRIP_SET R997
1 2 09/2/5 HP
R52 100_0402_1% 0.1U_0402_16V4Z 1 FAN_PWM-R 4 13 R43 10K_0402_5% +3VS 10K_0402_5%
SM_RCOMP1 PWM_IN SHDN_SEL
1 2
R53 24.9_0402_1% Close to XDP SI1 NO15 1 R1082 2 ADDR_SEL 5 12 R44 10K_0402_5% CONN@ JP2

1
SM_RCOMP2 10K_0402_5% ADDR_SEL GND
1 2 09/2/5 HP @ 1 1
R54 130_0402_1% XDP_TRST# 2 FAN_PWM_OUT 0_0402_5% R998 1
1 2 15 THERM_SCI# 6 ALERT# PWM 11 2 2 2
R55 51_0402_5% R47 10K_0402_5% +3VS 3
Layout Note:Please these @ 2 TACH 3
+3VS 1 7 SYS_SHDN# TACH 10 4 4
resistors near Processor R48 10K_0402_5% 5

GND
G5
9,10,11,13,26 SMB_DATA_S3 8 SMDATA SMCLK 9 SMB_CLK_S3 9,10,11,13,26 6 G6
EMC2113-2-AX_QFN16_4X4 ACES_85205-04001

17
H_THERMTRIP# 1 2
R51 0_0402_5% Add 0ohm and 0.1u DB1 No82
SI1 NO25
09/2/5 HP
REMOTE thermal sensor SI1 NO39
R997: install
D D
R44: uninstall
1

C 09/4/10 HP
REMOTE2+ 2 Q1
B MMBT3904WH_SOT323-3
E
3

2 Layout Note:
C4
2200P_0402_50V7K place near the hottest spot area for
Security Classification Compal Secret Data Compal Electronics, Inc.
1 NB & top SODIMM. Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

REMOTE2-
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Auburndale(1/5)-Thermal/XDP
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 4 of 47
1 2 3 4 5
1 2 3 4 5

Layout ruletrace
length < 0.5"

JCPU1A JCPU1E
B26 EXP_ICOMPI 1 R56 2 49.9_0402_1%
PEG_ICOMPI
PEG_ICOMPO A26 RSVD32 AJ13
14 DMI_CRX_PTX_N0 A24 DMI_RX#[0] PEG_RCOMPO B27 RSVD33 AJ12
14 DMI_CRX_PTX_N1 C23 A25 EXP_RBIAS 1 R57 2 750_0402_1%
DMI_RX#[1] PEG_RBIAS
14 DMI_CRX_PTX_N2 B22 DMI_RX#[2] AP25 RSVD1
14 DMI_CRX_PTX_N3 A21 DMI_RX#[3] PEG_RX#[0] K35 AL25 RSVD2 RSVD34 AH25
PEG_RX#[1] J34 AL24 RSVD3 RSVD35 AK26
14 DMI_CRX_PTX_P0 B24 DMI_RX[0] PEG_RX#[2] J33 AL22 RSVD4
14 DMI_CRX_PTX_P1 D23 DMI_RX[1] PEG_RX#[3] G35 AJ33 RSVD5 RSVD36 AL26

DMI
A B23 G32 AG9 AR2 A
14 DMI_CRX_PTX_P2 DMI_RX[2] PEG_RX#[4] RSVD6 RSVD_NCTF_37
14 DMI_CRX_PTX_P3 A22 DMI_RX[3] PEG_RX#[5] F34 M27 RSVD7
PEG_RX#[6] F31 L28 RSVD8 RSVD38 AJ26
14 DMI_CTX_PRX_N0 D24 DMI_TX#[0] PEG_RX#[7] D35 +V_DDR_CPU_REF0 J17 SA_DIMM_VREF RSVD39 AJ27
14 DMI_CTX_PRX_N1 G24 DMI_TX#[1] PEG_RX#[8] E33 +V_DDR_CPU_REF1 H17 SB_DIMM_VREF
14 DMI_CTX_PRX_N2 F23 DMI_TX#[2] PEG_RX#[9] C33 G25 RSVD11
14 DMI_CTX_PRX_N3 H23 DMI_TX#[3] PEG_RX#[10] D32 G17 RSVD12
PEG_RX#[11] B32 E31 RSVD13 RSVD_NCTF_40 AP1
14 DMI_CTX_PRX_P0 D25 DMI_TX[0] PEG_RX#[12] C31 E30 RSVD14 RSVD_NCTF_41 AT2
F24 B28 C903 1 2 0.1U_0402_10V7K
14 DMI_CTX_PRX_P1 DMI_TX[1] PEG_RX#[13] MB_DP_AUXN 20
14 DMI_CTX_PRX_P2 E23 DMI_TX[2] PEG_RX#[14] B30 RSVD_NCTF_42 AT3
14 DMI_CTX_PRX_P3 G23 DMI_TX[3] PEG_RX#[15] A31 RSVD_NCTF_43 AR1

J35 +VCCP
PEG_RX[0]
PEG_RX[1] H34
PEG_RX[2] H33 RSVD45 AL28
FDI_CTX_PRX_N0 E22 F35 CFG0 AM30 AL29
14 FDI_CTX_PRX_N0 FDI_TX#[0] PEG_RX[3] 4 CFG0 CFG[0] RSVD46
FDI_CTX_PRX_N1 D21 G33 CFG1 AM28 AP30
14 FDI_CTX_PRX_N1 FDI_TX#[1] PEG_RX[4] 4 CFG1 CFG[1] RSVD47

1
FDI_CTX_PRX_N2 D19 E34 CFG2 AP31 AP32
14 FDI_CTX_PRX_N2 FDI_TX#[2] PEG_RX[5] 4 CFG2 CFG[2] RSVD48
FDI_CTX_PRX_N3 D18 F32 R801 CFG3 AL32 AL27
14 FDI_CTX_PRX_N3 FDI_TX#[3] PEG_RX[6] 4 CFG3 CFG[3] RSVD49
FDI_CTX_PRX_N4 G21 D34 7.5K_0402_1% CFG4 AL30 AT31
14 FDI_CTX_PRX_N4 FDI_TX#[4] PEG_RX[7] 4 CFG4 CFG[4] RSVD50

PCI EXPRESS -- GRAPHICS


FDI_CTX_PRX_N5 E19 F33 CFG5 AM31 AT32
14 FDI_CTX_PRX_N5 FDI_TX#[5] PEG_RX[8] 4 CFG5 CFG[5] RSVD51
FDI_CTX_PRX_N6 F21 B33 CFG6 AN29 AP33
14 FDI_CTX_PRX_N6 4 CFG6

2
FDI_TX#[6] PEG_RX[9] CFG[6] RSVD52
Intel(R) FDI
FDI_CTX_PRX_N7 G18 D31 CFG7 AM32 AR33
14 FDI_CTX_PRX_N7 FDI_TX#[7] PEG_RX[10] 4 CFG7 CFG[7] RSVD53
A32 CFG8 AK32 AT33
PEG_RX[11] 4 CFG8 CFG[8] RSVD_NCTF_54
C30 CFG9 AK31 AT34

RESERVED
PEG_RX[12] 4 CFG9 CFG[9] RSVD_NCTF_55
FDI_CTX_PRX_P0 D22 A28 C904 1 2 0.1U_0402_10V7K CFG10 AK28 AP35
14 FDI_CTX_PRX_P0 FDI_TX[0] PEG_RX[13] MB_DP_AUXP 20 4 CFG10 CFG[10] RSVD_NCTF_56

1
FDI_CTX_PRX_P1 D CFG11
14 FDI_CTX_PRX_P1 C21 FDI_TX[1] PEG_RX[14] B29 4 CFG11 AJ28 CFG[11] RSVD_NCTF_57 AR35
FDI_CTX_PRX_P2 D20 A30 2 CFG12 AN30 AR32
14 FDI_CTX_PRX_P2 FDI_TX[2] PEG_RX[15] MB_DP_HPD 20 4 CFG12 CFG[12] RSVD58
FDI_CTX_PRX_P3 C18 Q65 G CFG13 AN32
14 FDI_CTX_PRX_P3 FDI_TX[3] 4 CFG13 CFG[13]
FDI_CTX_PRX_P4 G22 L33 S CFG14 AJ32
14 FDI_CTX_PRX_P4 4 CFG14

3
FDI_CTX_PRX_P5 FDI_TX[4] PEG_TX#[0] SSM3K7002F_SC59-3 CFG15 CFG[14]
14 FDI_CTX_PRX_P5 E20 FDI_TX[5] PEG_TX#[1] M35 4 CFG15 AJ29 CFG[15] RSVD_TP_59 E15
B FDI_CTX_PRX_P6 F20 M33 CFG16 AJ30 F15 B
14 FDI_CTX_PRX_P6 FDI_TX[6] PEG_TX#[2] 4 CFG16 CFG[16] RSVD_TP_60
FDI_CTX_PRX_P7 G19 M30 CFG17 AK30 A2
14 FDI_CTX_PRX_P7 FDI_TX[7] PEG_TX#[3] 4 CFG17 CFG[17] KEY

1
L31 T21 TPC12 CFG18 H16 D15 R60 @
FDI_FSY NC0 PEG_TX#[4] R800 RSVD_TP_86 RSVD62 0_0402_5%
14 FDI_FSYNC0 F17 FDI_FSYNC[0] PEG_TX#[5] K32 RSVD63 C15
14 FDI_FSYNC1 FDI_FSY NC1 E17 M29 100K_0402_5% AJ15 1 2
FDI_FSYNC[1] PEG_TX#[6] RSVD64
PEG_TX#[7] J31 RSVD65 AH15 1 2
14 FDI_INT FDI_INT C17 K29 0_0402_5%

2
FDI_INT PEG_TX#[8] DB2: No. 69 R61 @
PEG_TX#[9] H30 B19 RSVD15
14 FDI_LSYNC0 FDI_ LSYNC0 F18 H29 R65 A19
FDI_ LSYNC1 FDI_LSYNC[0] PEG_TX#[10] @ 0_0402_5% RSVD16
14 FDI_LSYNC1 D17 FDI_LSYNC[1] PEG_TX#[11] F29
PEG_TX#[12] E28 1 2 A20 RSVD17
09/2/16 HP
PEG_TX#[13] D29 1 2 B20 RSVD18
D27 @ 0_0402_5% AA5 T128
TPC12
PEG_TX#[14] MB_C_DP_DATA0_N C905 1 0.1U_0402_10V7K R66 RSVD_TP_66
PEG_TX#[15] C26 2 MB_DP_DATA0_N 20 U9 RSVD19 RSVD_TP_67 AA4
T9 RSVD20 RSVD_TP_68 R8
PEG_TX[0] L34 RSVD_TP_69 AD3
PEG_TX[1] M34 AC9 RSVD21 RSVD_TP_70 AD2
PEG_TX[2] M32 AB9 RSVD22 RSVD_TP_71 AA2
PEG_TX[3] L30 RSVD_TP_72 AA1
PEG_TX[4] M31 RSVD_TP_73 R9
PEG_TX[5] K31 RSVD_TP_74 AG7
PEG_TX[6] M28 C1 RSVD_NCTF_23 RSVD_TP_75 AE3
PEG_TX[7] H31 A3 RSVD_NCTF_24
PEG_TX[8] K28
PEG_TX[9] G30 RSVD_TP_76 V4
PEG_TX[10] G29 RSVD_TP_77 V5
PEG_TX[11] F28 RSVD_TP_78 N2
PEG_TX[12] E27 J29 RSVD26 RSVD_TP_79 AD5
PEG_TX[13] D28 J28 RSVD27 RSVD_TP_80 AD7
PEG_TX[14] C27 RSVD_TP_81 W3
C25 MB_C_DP_DATA0_P C858 1 2 0.1U_0402_10V7K A34 W2
PEG_TX[15] MB_DP_DATA0_P 20 RSVD_NCTF_28 RSVD_TP_82
A33 RSVD_NCTF_29 RSVD_TP_83 N3
C AE5 C
RSVD_TP_84
C35 RSVD_NCTF_30 RSVD_TP_85 AD9 T129
TPC12
IC,AUB_CFD_rPGA,R1P0 B35 RSVD_NCTF_31 6/30 HP
CONN@ VSS AP34

CFG Straps for PROCESSOR IC,AUB_CFD_rPGA,R1P0

CONN@
CFG0 R67 1 @ 2 3.01K_0402_1% CFG7 R68 1 2 3.01K_0402_1%

@
PCI-Express Configuration Select Only temporary for early CFD samples (rPGA/BGA)
1: Single PEG
CFG0 0: Bifurcation enabled
Not applicable for Clarksfield Processor

@
CFG3 R69 1 2 3.01K_0402_1%

CFG3-PCI Express Static Lane Reversal


1: Normal Operation
CFG3 0: Lane Numbers Reversed
15 -> 0, 14 ->1, .....

-240mV for Pre-ES1


CFG4 R70 1 2 3.01K_0402_1%
D D

CFG4-Display Port Presence


1: Disabled; No Physical Display Port
attached to Embedded Display Port
CFG4
0: Enabled; An external Display Port
device is connected to the Embedded
Display Port
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Auburndale(2/5)-DMI/PEG/FDI
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 5 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

JCPU1D
JCPU1C

10 DDR_B_D[0..63] SB_CK[0] W8 M_CLK_DDR2 10


A AA6 W9 A
SA_CK[0] M_CLK_DDR0 9 SB_CK#[0] M_CLK_DDR#2 10
AA7 DDR_B_D0 B5 M3
9 DDR_A_D[0..63] SA_CK#[0] M_CLK_DDR#0 9 SB_DQ[0] SB_CKE[0] DDR_CKE2_DIMMB 10
P7 DDR_B_D1 A5
SA_CKE[0] DDR_CKE0_DIMMA 9 SB_DQ[1]
DDR_A_D0 A10 DDR_B_D2 C3
DDR_A_D1 SA_DQ[0] DDR_B_D3 SB_DQ[2]
C10 SA_DQ[1] B3 SB_DQ[3] SB_CK[1] V7 M_CLK_DDR3 10
DDR_A_D2 C7 DDR_B_D4 E4 V6
SA_DQ[2] SB_DQ[4] SB_CK#[1] M_CLK_DDR#3 10
DDR_A_D3 A7 Y6 DDR_B_D5 A6 M2
SA_DQ[3] SA_CK[1] M_CLK_DDR1 9 SB_DQ[5] SB_CKE[1] DDR_CKE3_DIMMB 10
DDR_A_D4 B10 Y5 DDR_B_D6 A4
SA_DQ[4] SA_CK#[1] M_CLK_DDR#1 9 SB_DQ[6]
DDR_A_D5 D10 P6 DDR_B_D7 C4
SA_DQ[5] SA_CKE[1] DDR_CKE1_DIMMA 9 SB_DQ[7]
DDR_A_D6 E10 DDR_B_D8 D1
DDR_A_D7 SA_DQ[6] DDR_B_D9 SB_DQ[8]
A8 SA_DQ[7] D2 SB_DQ[9]
DDR_A_D8 D8 DDR_B_D10 F2 AB8
SA_DQ[8] SB_DQ[10] SB_CS#[0] DDR_CS2_DIMMB# 10
DDR_A_D9 F10 AE2 DDR_B_D11 F1 AD6
SA_DQ[9] SA_CS#[0] DDR_CS0_DIMMA# 9 SB_DQ[11] SB_CS#[1] DDR_CS3_DIMMB# 10
DDR_A_D10 E6 AE8 DDR_B_D12 C2
SA_DQ[10] SA_CS#[1] DDR_CS1_DIMMA# 9 SB_DQ[12]
DDR_A_D11 F7 DDR_B_D13 F5
DDR_A_D12 SA_DQ[11] DDR_B_D14 SB_DQ[13]
E9 SA_DQ[12] F3 SB_DQ[14]
DDR_A_D13 B7 DDR_B_D15 G4 AC7
SA_DQ[13] SB_DQ[15] SB_ODT[0] M_ODT2 10
DDR_A_D14 E7 AD8 DDR_B_D16 H6 AD1
SA_DQ[14] SA_ODT[0] M_ODT0 9 SB_DQ[16] SB_ODT[1] M_ODT3 10
DDR_A_D15 C6 AF9 DDR_B_D17 G2
SA_DQ[15] SA_ODT[1] M_ODT1 9 SB_DQ[17]
DDR_A_D16 H10 DDR_B_D18 J6
DDR_A_D17 SA_DQ[16] DDR_B_D19 SB_DQ[18]
G8 SA_DQ[17] J3 SB_DQ[19]
DDR_A_D18 K7 DDR_B_D20 G1
SA_DQ[18] SB_DQ[20] DDR_B_DM[0..7] 10
DDR_A_D19 J8 DDR_B_D21 G5 D4 DDR_B_DM0
DDR_A_D20 SA_DQ[19] DDR_B_D22 SB_DQ[21] SB_DM[0] DDR_B_DM1
G7 SA_DQ[20] J2 SB_DQ[22] SB_DM[1] E1
DDR_A_D21 G10 DDR_B_D23 J1 H3 DDR_B_DM2
SA_DQ[21] DDR_A_DM[0..7] 9 SB_DQ[23] SB_DM[2]
DDR_A_D22 J7 B9 DDR_A_DM0 DDR_B_D24 J5 K1 DDR_B_DM3
DDR_A_D23 SA_DQ[22] SA_DM[0] DDR_A_DM1 DDR_B_D25 SB_DQ[24] SB_DM[3] DDR_B_DM4
J10 SA_DQ[23] SA_DM[1] D7 K2 SB_DQ[25] SB_DM[4] AH1
DDR_A_D24 L7 H7 DDR_A_DM2 DDR_B_D26 L3 AL2 DDR_B_DM5
DDR_A_D25 SA_DQ[24] SA_DM[2] DDR_A_DM3 DDR_B_D27 SB_DQ[26] SB_DM[5] DDR_B_DM6
M6 SA_DQ[25] SA_DM[3] M7 M1 SB_DQ[27] SB_DM[6] AR4
DDR_A_D26 M8 AG6 DDR_A_DM4 DDR_B_D28 K5 AT8 DDR_B_DM7
DDR_A_D27 SA_DQ[26] SA_DM[4] DDR_A_DM5 DDR_B_D29 SB_DQ[28] SB_DM[7]
L9 SA_DQ[27] SA_DM[5] AM7 K4 SB_DQ[29]
DDR_A_D28 L6 AN10 DDR_A_DM6 DDR_B_D30 M4
B DDR_A_D29 SA_DQ[28] SA_DM[6] DDR_A_DM7 DDR_B_D31 SB_DQ[30] B
K8 SA_DQ[29] SA_DM[7] AN13 N5 SB_DQ[31]
DDR_A_D30 N8 DDR_B_D32 AF3
DDR_A_D31 SA_DQ[30] DDR_B_D33 SB_DQ[32]
P9 SA_DQ[31] AG1 SB_DQ[33] DDR_B_DQS#[0..7] 10
DDR_A_D32 AH5 DDR_B_D34 AJ3 D5 DDR_B_DQS#0
DDR_A_D33 SA_DQ[32] DDR_B_D35 SB_DQ[34] SB_DQS#[0] DDR_B_DQS#1
AF5 SA_DQ[33] DDR_A_DQS#[0..7] 9 AK1 SB_DQ[35] SB_DQS#[1] F4
DDR_A_D34 AK6 C9 DDR_A_DQS#0 DDR_B_D36 AG4 J4 DDR_B_DQS#2
DDR SYSTEM MEMORY A

DDR_A_D35 SA_DQ[34] SA_DQS#[0] DDR_A_DQS#1 DDR_B_D37 SB_DQ[36] SB_DQS#[2] DDR_B_DQS#3


AK7 SA_DQ[35] SA_DQS#[1] F8 AG3 SB_DQ[37] SB_DQS#[3] L4
DDR_A_D36 AF6 J9 DDR_A_DQS#2 DDR_B_D38 AJ4 AH2 DDR_B_DQS#4
SA_DQ[36] SA_DQS#[2] SB_DQ[38] SB_DQS#[4]

DDR SYSTEM MEMORY - B


DDR_A_D37 AG5 N9 DDR_A_DQS#3 DDR_B_D39 AH4 AL4 DDR_B_DQS#5
DDR_A_D38 SA_DQ[37] SA_DQS#[3] DDR_A_DQS#4 DDR_B_D40 SB_DQ[39] SB_DQS#[5] DDR_B_DQS#6
AJ7 SA_DQ[38] SA_DQS#[4] AH7 AK3 SB_DQ[40] SB_DQS#[6] AR5
DDR_A_D39 AJ6 AK9 DDR_A_DQS#5 DDR_B_D41 AK4 AR8 DDR_B_DQS#7
DDR_A_D40 SA_DQ[39] SA_DQS#[5] DDR_A_DQS#6 DDR_B_D42 SB_DQ[41] SB_DQS#[7]
AJ10 SA_DQ[40] SA_DQS#[6] AP11 AM6 SB_DQ[42]
DDR_A_D41 AJ9 AT13 DDR_A_DQS#7 DDR_B_D43 AN2
DDR_A_D42 SA_DQ[41] SA_DQS#[7] DDR_B_D44 SB_DQ[43]
AL10 SA_DQ[42] AK5 SB_DQ[44]
DDR_A_D43 AK12 DDR_B_D45 AK2
DDR_A_D44 SA_DQ[43] DDR_B_D46 SB_DQ[45]
AK8 SA_DQ[44] AM4 SB_DQ[46]
DDR_A_D45 AL7 DDR_B_D47 AM3
SA_DQ[45] DDR_A_DQS[0..7] 9 SB_DQ[47] DDR_B_DQS[0..7] 10
DDR_A_D46 AK11 C8 DDR_A_DQS0 DDR_B_D48 AP3 C5 DDR_B_DQS0
DDR_A_D47 SA_DQ[46] SA_DQS[0] DDR_A_DQS1 DDR_B_D49 SB_DQ[48] SB_DQS[0] DDR_B_DQS1
AL8 SA_DQ[47] SA_DQS[1] F9 AN5 SB_DQ[49] SB_DQS[1] E3
DDR_A_D48 AN8 H9 DDR_A_DQS2 DDR_B_D50 AT4 H4 DDR_B_DQS2
DDR_A_D49 SA_DQ[48] SA_DQS[2] DDR_A_DQS3 DDR_B_D51 SB_DQ[50] SB_DQS[2] DDR_B_DQS3
AM10 SA_DQ[49] SA_DQS[3] M9 AN6 SB_DQ[51] SB_DQS[3] M5
DDR_A_D50 AR11 AH8 DDR_A_DQS4 DDR_B_D52 AN4 AG2 DDR_B_DQS4
DDR_A_D51 SA_DQ[50] SA_DQS[4] DDR_A_DQS5 DDR_B_D53 SB_DQ[52] SB_DQS[4] DDR_B_DQS5
AL11 SA_DQ[51] SA_DQS[5] AK10 AN3 SB_DQ[53] SB_DQS[5] AL5
DDR_A_D52 AM9 AN11 DDR_A_DQS6 DDR_B_D54 AT5 AP5 DDR_B_DQS6
DDR_A_D53 SA_DQ[52] SA_DQS[6] DDR_A_DQS7 DDR_B_D55 SB_DQ[54] SB_DQS[6] DDR_B_DQS7
AN9 SA_DQ[53] SA_DQS[7] AR13 AT6 SB_DQ[55] SB_DQS[7] AR7
DDR_A_D54 AT11 DDR_B_D56 AN7
DDR_A_D55 SA_DQ[54] DDR_B_D57 SB_DQ[56]
AP12 SA_DQ[55] AP6 SB_DQ[57]
DDR_A_D56 AM12 DDR_B_D58 AP8
DDR_A_D57 SA_DQ[56] DDR_B_D59 SB_DQ[58]
AN12 SA_DQ[57] DDR_A_MA[0..15] 9 AT9 SB_DQ[59]
DDR_A_D58 AM13 Y3 DDR_A_MA0 DDR_B_D60 AT7
DDR_A_D59 SA_DQ[58] SA_MA[0] DDR_A_MA1 DDR_B_D61 SB_DQ[60]
AT14 SA_DQ[59] SA_MA[1] W1 AP9 SB_DQ[61]
DDR_A_D60 AT12 AA8 DDR_A_MA2 DDR_B_D62 AR10
C SA_DQ[60] SA_MA[2] SB_DQ[62] DDR_B_MA[0..15] 10 C
DDR_A_D61 AL13 AA3 DDR_A_MA3 DDR_B_D63 AT10 U5 DDR_B_MA0
DDR_A_D62 SA_DQ[61] SA_MA[3] DDR_A_MA4 SB_DQ[63] SB_MA[0] DDR_B_MA1
AR14 SA_DQ[62] SA_MA[4] V1 SB_MA[1] V2
DDR_A_D63 AP14 AA9 DDR_A_MA5 T5 DDR_B_MA2
SA_DQ[63] SA_MA[5] DDR_A_MA6 SB_MA[2] DDR_B_MA3
SA_MA[6] V8 SB_MA[3] V3
T1 DDR_A_MA7 R1 DDR_B_MA4
SA_MA[7] DDR_A_MA8 SB_MA[4] DDR_B_MA5
SA_MA[8] Y9 10 DDR_B_BS0 AB1 SB_BS[0] SB_MA[5] T8
AC3 U6 DDR_A_MA9 W5 R2 DDR_B_MA6
9 DDR_A_BS0 SA_BS[0] SA_MA[9] 10 DDR_B_BS1 SB_BS[1] SB_MA[6]
AB2 AD4 DDR_A_MA10 R7 R6 DDR_B_MA7
9 DDR_A_BS1 SA_BS[1] SA_MA[10] 10 DDR_B_BS2 SB_BS[2] SB_MA[7]
U7 T2 DDR_A_MA11 R4 DDR_B_MA8
9 DDR_A_BS2 SA_BS[2] SA_MA[11] SB_MA[8]
U3 DDR_A_MA12 R5 DDR_B_MA9
SA_MA[12] DDR_A_MA13 SB_MA[9] DDR_B_MA10
SA_MA[13] AG8 10 DDR_B_CAS# AC5 SB_CAS# SB_MA[10] AB5
T3 DDR_A_MA14 Y7 P3 DDR_B_MA11
SA_MA[14] 10 DDR_B_RAS# SB_RAS# SB_MA[11]
AE1 V9 DDR_A_MA15 AC6 R3 DDR_B_MA12
9 DDR_A_CAS# SA_CAS# SA_MA[15] 10 DDR_B_W E# SB_WE# SB_MA[12]
AB3 AF7 DDR_B_MA13
9 DDR_A_RAS# SA_RAS# SB_MA[13]
AE9 P5 DDR_B_MA14
9 DDR_A_W E# SA_WE# SB_MA[14]
N1 DDR_B_MA15
SB_MA[15]

IC,AUB_CFD_rPGA,R1P0

CONN@
IC,AUB_CFD_rPGA,R1P0

CONN@

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Auburndale(3/5)-DDR3
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 6 of 47
1 2 3 4 5
1 2 3 4 5

+CPU_CORE

JCPU1F
+GFX_CORE JCPU1G

AT21 VAXG1

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M
AT19 VAXG2 VAXG_SENSE AR22 VCC_AXG_SENSE 43

SENSE
LINES
AT18 VAXG3 VSSAXG_SENSE AT22 VSS_AXG_SENSE 43
+VCCP

C878

C879

C880

C881
48A 18A 1 1 1 1 AT16 15A 11/10 for Auburndale pre-ES1
VAXG4
AR21 VAXG5
A AG35 AH14 AR19 A
VCC1 VTT0_1 VAXG6

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M
AG34 VCC2 VTT0_2 AH12 AR18 VAXG7
2 2 2 2
AG33 VCC3 VTT0_3 AH11 AR16 VAXG8 GFX_VID[0] AM22 GFXVR_VID_0 43

C58

C39

C40
AG32 AH10 1 1 1 AP21 AP22

GRAPHICS VIDs
VCC4 VTT0_4 VAXG9 GFX_VID[1] GFXVR_VID_1 43
AG31 VCC5 VTT0_5 J14 AP19 VAXG10 GFX_VID[2] AN22 GFXVR_VID_2 43
AG30 VCC6 VTT0_6 J13 AP18 VAXG11 GFX_VID[3] AP23 GFXVR_VID_3 43

2
AG29 VCC7 VTT0_7 H14 SI1 NO36 AP16 VAXG12 GFX_VID[4] AM23 GFXVR_VID_4 43
2 2 2 R967
AG28 VCC8 VTT0_8 H12 AN21 VAXG13 GFX_VID[5] AP24 GFXVR_VID_5 43

330U_X_2VM_R6M

330U_X_2VM_R6M

330U_X_2VM_R6M

GRAPHICS
AG27 VCC9 VTT0_9 G14 1 1 1 AN19 VAXG14 GFX_VID[6] AN24 GFXVR_VID_6 43 4.7K_0402_5%
AG26 VCC10 VTT0_10 G13 AN18 VAXG15
AF35 G12 C973 + C974 + C972 + AN16

1
VCC11 VTT0_11 VAXG16

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M
AF34 VCC12 VTT0_12 G11 AM21 VAXG17 GFX_VR_EN AR25 GFXVR_EN 43
AF33 VCC13 VTT0_13 F14 AM19 VAXG18 GFX_DPRSLPVR AT25 GFXVR_DPRSLPVR 43
2 2 2

C45

C57

C49
AF32 F13 1 1 1 AM18 AM24 GFXVR_EN 06/30HP
VCC14 VTT0_14 VAXG19 GFX_IMON GFXVR_IMON 43
AF31 VCC15 VTT0_15 F12 AM16 VAXG20
AF30 VCC16 VTT0_16 F11 AL21 VAXG21
AF29 VCC17 VTT0_17 E14 AL19 VAXG22
2 2 2 +1.5V_CPU_VDDQ
AF28 VCC18 VTT0_18 E12 AL18 VAXG23
AF27 VCC19 VTT0_19 D14 AL16 VAXG24
AF26 D13 +CPU_CORE AK21 AJ1
VCC20 VTT0_20 VAXG25 VDDQ1
1.1V RAIL POWER

1U_0603_10V4Z

1U_0603_10V4Z

1U_0603_10V4Z

1U_0603_10V4Z

1U_0603_10V4Z
AD35 VCC21 VTT0_21 D12 AK19 VAXG26 VDDQ2 AF1

C50

C51

C52

C53

C54
- 1.5V RAILS
AD34 VCC22 VTT0_22 D11 AK18 VAXG27 VDDQ3 AE7 1 1 1 1 1

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J
AD33 VCC23 VTT0_23 C14 AK16 VAXG28 VDDQ4 AE4
AD32 VCC24 VTT0_24 C13 AJ21 VAXG29 VDDQ5 AC1

C59

C60

C61

C62
AD31 VCC25 VTT0_25 C12 1 1 1 1 AJ19 VAXG30 VDDQ6 AB7
2 2 2 2 2
AD30 VCC26 VTT0_26 C11 AJ18 VAXG31 VDDQ7 AB4
AD29 VCC27 VTT0_27 B14 AJ16 VAXG32 VDDQ8 Y1
AD28 B12 @ @ @ @ AH21 W7
VCC28 VTT0_28 2 2 2 2 VAXG33 VDDQ9

POWER
AD27 VCC29 VTT0_29 A14 AH19 VAXG34 3A VDDQ10 W4
AD26 VCC30 VTT0_30 A13 AH18 VAXG35 VDDQ11 U1

330U_D2_2VY_R7M

10U_0805_6.3V6M

10U_0805_6.3V6M
AC35 VCC31 VTT0_31 A12 AH16 VAXG36 VDDQ12 T7

C63
AC34 VCC32 VTT0_32 A11 VDDQ13 T4 1

C64

C65
B AC33 P1 @ B
VCC33 VDDQ14 1 1
AC32 +VCCP N7 +
VCC34 +VCCP VDDQ15
AC31 VCC35 VDDQ16 N4

DDR3
AC30 VCC36 VTT0_33 AF10 VDDQ17 L1
2 2 2
10U_0805_6.3V6M

22U_0805_6.3V6M

AC29 VCC37 VTT0_34 AE10 J24 VTT1_45 VDDQ18 H1

10U_0805_6.3V6M

FDI
AC28 VCC38 VTT0_35 AC10 J23 VTT1_46
CPU CORE SUPPLY

C66

C67

AC27 VCC39 VTT0_36 AB10 1 1 H25 VTT1_47 +VCCP

C75
AC26 VCC40 VTT0_37 Y10 1
AA35 VCC41 VTT0_38 W10
AA34 VCC42 VTT0_39 U10 VTT0_59 P10
2 2

22U_0805_6.3V6M

10U_0805_6.3V6M
AA33 VCC43 VTT0_40 T10 VTT0_60 N10
2
AA32 VCC44 VTT0_41 J12 VTT0_61 L10

C70

C71
AA31 VCC45 VTT0_42 J11 VTT0_62 K10 1 1
AA30 VCC46 VTT0_43 J16
AA29 VCC47 VTT0_44 J15
AA28 VCC48 +VCCP 2 2
AA27 VCC49

1.1V
AA26 VCC50 VTT1_63 J22
Y35 K26 J20 +VCCP
VCC51 VTT1_48 VTT1_64

22U_0805_6.3V6M
Y34 VCC52 J27 VTT1_49 VTT1_65 J18

10U_0805_6.3V6M

PEG & DMI


Y33 VCC53 J26 VTT1_50 VTT1_66 H21

C73

22U_0805_6.3V6M

22U_0805_6.3V6M
Y32 VCC54 1 J25 VTT1_51 VTT1_67 H20

C72
Y31 VCC55 1 H27 VTT1_52 VTT1_68 H19

C76

C77
Y30 VCC56 G28 VTT1_53 1 1
Y29 VCC57 G27 VTT1_54
2
Y28 VCC58 G26 VTT1_55
2
Y27 VCC59 F26 VTT1_56 2 2
Y26 VCC60 E26 VTT1_57 VCCPLL1 L26

1.8V
V35 VCC61 PSI# AN33 PSI# 41 E25 VTT1_58 VCCPLL2 L27
11/6 add to follow design guide. +1.8VS
V34 0.6A M26
POWER

VCC62 VCCPLL3
V33 VCC63 H_VID[0..6] 41
V32 AK35 H_VID0
VCC64 VID[0]

1U_0603_10V4Z

1U_0603_10V4Z

2.2U_0603_6.3V4Z

10U_0805_6.3V6M

4.7U_0603_6.3V6K
C V31 AK33 H_VID1 C
VCC65 VID[1]

C78

C79

C80

C81

C82
V30 AK34 H_VID2 1 1 1 1 1
VCC66 VID[2] H_VID3
V29 VCC67 VID[3] AL35
CPU VIDS

V28 AL33 H_VID4


VCC68 VID[4] H_VID5
V27 VCC69 VID[5] AM33
2 2 2 2 2
CPU

V26 AM35 H_VID6 IC,AUB_CFD_rPGA,R1P0


VCC70 VID[6] PM_DPRSLPVR_R 1
U35 VCC71 PROC_DPRSLPVR AM34 2 PROC_DPRSLPVR 41
U34 R74 0_0402_5% CONN@
VCC72
U33 VCC73
U32 VCC74
U31 VCC75 VTT_SELECT G15 H_VTTVID1 38
U30
U29
U28
VCC76
VCC77
H_VTTVID1 = Low, 1.1V
+1.5V to +1.5V_CPU_VDDQ Transfer
VCC78 C1020
U27 VCC79
U26 VCC80
H_VTTVID1 = High, 1.05V 1 2 +1.5V_CPU_VDDQ
R35 +1.5V +1.5V_CPU_VDDQ
VCC81 0.1U_0402_10V6K
R34 VCC82

2
R33 SI7326DN-T1-E3_PAK1212-8
VCC83 C1021
R32 AN35 Q89 R1135
VCC84 ISENSE IMVP_IMON 41
R31 VCC85 1 1 2 220_0402_1%
R30 VCC86 2
R29 5 3 +1.5V 0.1U_0402_10V6K +1.5V_CPU_VDDQ

1
VCC87 VCCSENSE
1 R75 2 0_0402_5%
SENSE LINES

R28 VCC88 VCC_SENSE AJ34 VCCSENSE 41 C1022

0.1U_0402_10V6K

0.1U_0402_10V6K
C1023

C1024
R27 AJ35 1 2 VSSSENSE
VCC89 VSS_SENSE VSSSENSE 41

1
R76 0_0402_5% D
R26 1 1 1 2

4
VCC90 R1984 SLP_S3 2 Q90
P35 VCC91 33 SLP_S3
P34 B15 1 2 0.1U_0402_10V6K G SSM3K7002F_SC59-3
VCC92 VTT_SENSE VTT_SENSE 38
P33 A15 0_0402_5% S
VSS_SENSE_VTT 38 C1025

3
VCC93 VSS_SENSE_VTT 2 2
P32 VCC94
P31 VCC95 1 2
P30 VCC96
D P29 0.1U_0402_10V6K D
VCC97 RUNON
P28
P27
VCC98 RUNON 33
Stich CAP between 1.5V and 1.5V-CPU_VDDQ 7/2/2009 HP
VCC99
P26 VCC100

Close to CPU +CPU_CORE

VCCSENSE 1
R77
2
100_0402_1%
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title
VSSSENSE 1 2
R78 100_0402_1%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Auburndale(4/5)-PWR
IC,AUB_CFD_rPGA,R1P0 Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
CONN@ MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 7 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

+CPU_CORE
CPU CORE
JCPU1H JCPU1I

10U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M
AT20 VSS1 VSS81 AE34 Inside cavity

C83

C84

C111

C113

C116

C88

C89

C90

C91

C92

C988

C94
AT17 VSS2 VSS82 AE33 1 1 1 1 1 1 1 1 1 1 1 1
AR31 VSS3 VSS83 AE32 K27 VSS161
05/20
AR28 VSS4 VSS84 AE31 K9 VSS162 change MLCC part references for
AR26 VSS5 VSS85 AE30 K6 VSS163 power team request
2 2 2 2 2 2 2 2 2 2 2 2
AR24 VSS6 VSS86 AE29 K3 VSS164
AR23 VSS7 VSS87 AE28 J32 VSS165
AR20 AE27 J30 @ @ @ @ 10uF: C103 C993 BC994 C988 C92
A VSS8 VSS88 VSS166 A
AR17 VSS9 VSS89 AE26 J21 VSS167 C94 C97 C116 C11 3 C90
AR15 VSS10 VSS90 AE6 J19 VSS168 C89 C98 C99 C100 C101
AR12 AD10 H35
VSS11 VSS91 VSS169 C102 C91 C84 C96 BC83

10U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M
AR9 VSS12 VSS92 AC8 H32 VSS170
AR6 AC4 H28 C111 C88
VSS13 VSS93 VSS171

C993

C100

C101

C102

C103

C994
C96

C97

C98

C99
AR3 VSS14 VSS94 AC2 H26 VSS172 1 1 1 1 1 1 1 1 1 1 22uF: the others
AP20 VSS15 VSS95 AB35 H24 VSS173
AP17 VSS16 VSS96 AB34 H22 VSS174
AP13 AB33 H18
AP10
VSS17
VSS18
VSS97
VSS98 AB32 H15
VSS175
VSS176
2 2 2 2 2 2 2 2 2 2 between Inductor and socket
AP7 VSS19 VSS99 AB31 H13 VSS177
AP4 VSS20 VSS100 AB30 H11 VSS178
AP2 VSS21 VSS101 AB29 H8 VSS179
AN34 VSS22 VSS102 AB28 H5 VSS180
AN31 VSS23 VSS103 AB27 H2 VSS181

10U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M

330U_X_2VM_R6M

330U_X_2VM_R6M

330U_X_2VM_R6M

330U_X_2VM_R6M

470U_D2_2VM_R4.5M

470U_D2_2VM_R4.5M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

10U_0805_6.3V6M
AN23 VSS24 VSS104 AB26 G34 VSS182

C105

C106

C107

C108

C109

C110
AN20 VSS25 VSS105 AB6 G31 VSS183 1 1 1 1 1 1

C112

C114

C115

C117

C118

C119

C120
C85

C86

C87
AN17 VSS26 VSS106 AA10 G20 VSS184 1 1 1 1 1 1 1 1 1 1
AM29 Y8 G9 + + + + @ + @ + @
VSS27 VSS107 VSS185
AM27 VSS28 VSS108 Y4 G6 VSS186
AM25 VSS29 VSS109 Y2 G3 VSS187 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
AM20 VSS30 VSS110 W35 F30 VSS188
AM17 VSS31 VSS111 W34 F27 VSS189
AM14 W33 F25 @ @ @
VSS32 VSS112 VSS190
AM11 VSS33 VSS113 W32 F22 VSS191
AM8 W31 F19
AM5
VSS34
VSS35
VSS114
VSS115 W30 F16
VSS192
VSS193
Under cavity 05/20
AM2 VSS36 VSS116 W29 E35 VSS194 change C105 ~ C108 to SGA00001Q80
AL34 W28 E32
AL31
AL23
VSS37
VSS38
VSS39
VSS VSS117
VSS118
VSS119
W27
W26
E29
E24
VSS195
VSS196
VSS197
VSS SI1 NO30

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M
AL20 VSS40 VSS120 W6 E21 VSS198
B AL17 V10 E18 B
VSS41 VSS121 VSS199

C987

C93

C989

C990
AL12 VSS42 VSS122 U8 E13 VSS200 1 1 1 1
AL9 VSS43 VSS123 U4 E11 VSS201
AL6 VSS44 VSS124 U2 E8 VSS202
AL3 VSS45 VSS125 T35 E5 VSS203 VSS_NCTF1_R 2 2 2 2
AK29 VSS46 VSS126 T34 E2 VSS204 VSS_NCTF1 AT35
AK27 T33 D33 AT1 VSS_NCTF2_R +3VS
VSS47 VSS127 VSS205 VSS_NCTF2 VSS_NCTF3_R @ @ @ @
AK25 VSS48 VSS128 T32 D30 VSS206 VSS_NCTF3 AR34
VSS_NCTF4_R T98 TPC12
AK20 VSS49 VSS129 T31 D26 VSS207 VSS_NCTF4 B34
VSS_NCTF5_R T99 TPC12
AK17 T30 D9 B2

NCTF
VSS50 VSS130 VSS208 VSS_NCTF5

1
VSS_NCTF6_R T100 TPC12
AJ31 VSS51 VSS131 T29 D6 VSS209 VSS_NCTF6 B1

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M
AJ23 T28 D3 A35 VSS_NCTF7_R R79
VSS52 VSS132 VSS210 VSS_NCTF7
AJ20 VSS53 VSS133 T27 C34 VSS211 CRACK_BGA 17,29

C991

C992

C104
C95
AJ17 T26 C32 1 1 1 1 100K_0402_5%
VSS54 VSS134 VSS212

6
AJ14 T6 C29

2
VSS55 VSS135 VSS213
AJ11 VSS56 VSS136 R10 C28 VSS214
AJ8 P8 C24 Q2A
VSS57 VSS137 VSS215 2 2 2 2 VSS_NCTF2_R 2N7002DWH_SOT363-6
AJ5 VSS58 VSS138 P4 C22 VSS216 2
AJ2 VSS59 VSS139 P2 C20 VSS217
AH35 N35 C19

1
VSS60 VSS140 VSS218 +3VS
AH34 VSS61 VSS141 N34 C16 VSS219
AH33 VSS62 VSS142 N33 B31 VSS220
AH32 VSS63 VSS143 N32 B25 VSS221
AH31 VSS64 VSS144 N31 B21 VSS222

1
AH30 VSS65 VSS145 N30 B18 VSS223
AH29 N29 B17 R80
VSS66 VSS146 VSS224 CRACK_BGA
AH28 VSS67 VSS147 N28 B13 VSS225
AH27 N27 B11 100K_0402_5%
VSS68 VSS148 VSS226

3
AH26 N26 B8

2
VSS69 VSS149 VSS227
AH20 VSS70 VSS150 N6 B6 VSS228
AH17 M10 B4 Q2B
VSS71 VSS151 VSS229 VSS_NCTF1_R 2N7002DWH_SOT363-6
AH13 VSS72 VSS152 L35 A29 VSS230 5
C AH9 L32 A27 C
VSS73 VSS153 VSS231
AH6 L29 A23

4
VSS74 VSS154 VSS232 +3VS
AH3 VSS75 VSS155 L8 A9 VSS233
AG10 VSS76 VSS156 L5
AF8 VSS77 VSS157 L2
AF4 VSS78 VSS158 K34

1
AF2 K33 CRACK_BGA
VSS79 VSS159 R81
AE35 VSS80 VSS160 K30

6
100K_0402_5%

2
Q3A
IC,AUB_CFD_rPGA,R1P0 IC,AUB_CFD_rPGA,R1P0 VSS_NCTF6_R 2 2 2N7002DWH_SOT363-6

CONN@ CONN@ C1048

1
0.1U_0402_16V4Z
1

+3VS

1
R82 CRACK_BGA

3
100K_0402_5%

2
Q3B
VSS_NCTF7_R 5 2N7002DWH_SOT363-6

4
D D

BGA Ball Cracking Prevention and Detection


Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Auburndale(5/5)-GND/Bypass
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 8 of 47
1 2 3 4 5
1 2 3 4 5
SI1: No44
+V_DDR_REF_DIMMA_DQ +1.5V +1.5V +1.5V +1.5V

DDR3 SO-DIMM A 6 DDR_A_D[0..63]

1
3A @1.5V R83 R1100
6 DDR_A_DM[0..7]
JDIMA1 CONN@ 1K_0402_1% 1K_0402_1%
+V_DDR_REF_DIMMA_DQ +V_DDR_REF_DIMMA_CA
1 VREF_DQ VSS1 2 6 DDR_A_DQS[0..7]
3 4 DDR_A_D4

2
VSS2 DQ4

0.1U_0402_16V4Z

2.2U_0805_16V4Z
DDR_A_D0 5 6 DDR_A_D5
DQ0 DQ5 6 DDR_A_DQS#[0..7]

C121

C122
1 1 DDR_A_D1 7 8
DQ1 VSS3 DDR_A_DQS#0
9 VSS4 DQS#0 10 6 DDR_A_MA[0..15]

1
DDR_A_DM0 11 12 DDR_A_DQS0
DM0 DQS0
13 VSS5 VSS6 14
2 2 DDR_A_D2 DDR_A_D6 R84 R1101
15 DQ2 DQ6 16
A DDR_A_D3 17 18 DDR_A_D7 1K_0402_1% 1K_0402_1% A
DQ3 DQ7
19 20

2
DDR_A_D8 VSS7 VSS8 DDR_A_D12
21 DQ8 DQ12 22
DDR_A_D9 23 24 DDR_A_D13
DQ9 DQ13 SI1: No21 SI1: No44
25 VSS9 VSS10 26
DDR_A_DQS#1 27 28 DDR_A_DM1 SI1: No27
DDR_A_DQS1 DQS#1 DM1 DRAMRST#
29 DQS1 RESET# 30 DRAMRST# 4,10 09/4/10 HP 09/4/27 HP
31 VSS11 VSS12 32
DDR_A_D10 33 34 DDR_A_D14
DDR_A_D11 DQ10 DQ14 DDR_A_D15
35 DQ11 DQ15 36
37 VSS13 VSS14 38
DDR_A_D16 39 40 DDR_A_D20
DDR_A_D17 DQ16 DQ20 DDR_A_D21
41 DQ17 DQ21 42
43 VSS15 VSS16 44
DDR_A_DQS#2 45 46 DDR_A_DM2
DDR_A_DQS2 DQS#2 DM2
47 DQS2 VSS17 48
49 50 DDR_A_D22
DDR_A_D18 VSS18 DQ22 DDR_A_D23
51 DQ18 DQ23 52
DDR_A_D19 53 54
DQ19 VSS19 DDR_A_D28
55 VSS20 DQ28 56
DDR_A_D24 57 58 DDR_A_D29
DDR_A_D25 DQ24 DQ29
59 DQ25 VSS21 60
61 62 DDR_A_DQS#3
DDR_A_DM3 VSS22 DQS#3 DDR_A_DQS3
63 DM3 DQS3 64
65 VSS23 VSS24 66
DDR_A_D26 67 68 DDR_A_D30
DDR_A_D27 DQ26 DQ30 DDR_A_D31
69 DQ27 DQ31 70
71 VSS25 VSS26 72

6 DDR_CKE0_DIMMA DDR_CKE0_DIMMA 73 74 DDR_CKE1_DIMMA


B CKE0 CKE1 DDR_CKE1_DIMMA 6 B
75 VDD1 VDD2 76
77 78 DDR_A_MA15
DDR_A_BS2 NC1 A15 DDR_A_MA14
6 DDR_A_BS2 79 BA2 A14 80
81 VDD3 VDD4 82
DDR_A_MA12 83 84 DDR_A_MA11
DDR_A_MA9 A12/BC# A11 DDR_A_MA7
85 A9 A7 86
87 VDD5 VDD6 88
DDR_A_MA8 89 90 DDR_A_MA6
DDR_A_MA5 A8 A6 DDR_A_MA4
91 A5 A4 92
93 VDD7 VDD8 94
DDR_A_MA3 95 96 DDR_A_MA2
DDR_A_MA1 A3 A2 DDR_A_MA0
97 A1 A0 98
99 VDD9 VDD10 100
6 M_CLK_DDR0 M_CLK_DDR0 101 102 M_CLK_DDR1
CK0 CK1 M_CLK_DDR1 6
6 M_CLK_DDR#0 M_CLK_DDR#0 103 104 M_CLK_DDR#1
CK0# CK1# M_CLK_DDR#1 6
105 VDD11 VDD12 106
DDR_A_MA10 107 108 DDR_A_BS1
A10/AP BA1 DDR_A_BS1 6
6 DDR_A_BS0 DDR_A_BS0 109 110 DDR_A_RAS#
BA0 RAS# DDR_A_RAS# 6
111 VDD13 VDD14 112
6 DDR_A_W E# DDR_A_W E# 113 114 DDR_CS0_DIMMA#
WE# S0# DDR_CS0_DIMMA# 6
6 DDR_A_CAS# DDR_A_CAS# 115 116 M_ODT0 SI1: No44
CAS# ODT0 M_ODT0 6
117 VDD15 VDD16 118
DDR_A_MA13 M_ODT1 +V_DDR_REF_DIMMA_CA
119 A13 ODT1 120 M_ODT1 6
6 DDR_CS1_DIMMA# DDR_CS1_DIMMA# 121 122
S1# NC2
123 VDD17 VDD18 124
125 NCTEST VREF_CA 126
127 VSS27 VSS28 128
0.1U_0402_16V4Z

2.2U_0805_16V4Z
DDR_A_D32 129 130 DDR_A_D36
DDR_A_D33 DQ32 DQ36 DDR_A_D37
131 DQ33 DQ37 132 Layout Note:
C141

C142
133 VSS29 VSS30 134 1 1
DDR_A_DQS#4 135 136 DDR_A_DM4 Shared between the two
DDR_A_DQS4 DQS#4 DM4
C
137 DQS4 VSS31 138
DDR_A_D38
SO-DIMMs. C
139 VSS32 DQ38 140
DDR_A_D34 141 142 DDR_A_D39 2 2 Place two capacitors close
DDR_A_D35 DQ34 DQ39
143 DQ35 VSS33 144 to the VR and one
145 146 DDR_A_D44
DDR_A_D40 VSS34 DQ44 DDR_A_D45 between the two SODIMMs
147 DQ40 DQ45 148
DDR_A_D41 149 150
DQ41 VSS35 DDR_A_DQS#5
151 VSS36 DQS#5 152
DDR_A_DM5 153 154 DDR_A_DQS5
DM5 DQS5
155 VSS37 VSS38 156
DDR_A_D42 157 158 DDR_A_D46
DDR_A_D43 DQ42 DQ46 DDR_A_D47
159 DQ43 DQ47 160
JP20
Layout Note:
161 VSS39 VSS40 162
DDR_A_D48 163 164 DDR_A_D52 SMB_DATA_S3 3 5 Layout Note: Place near DIMMA
DDR_A_D49 DQ48 DQ52 DDR_A_D53 SMB_CLK_S3 3 G2
165 DQ49 DQ53 166 2 2 G1 4
167 168 1 Place near DIMMA
DDR_A_DQS#6 VSS41 VSS42 DDR_A_DM6 1
169 DQS#6 DM6 170
DDR_A_DQS6 171 172 ACES_85204-03001
DQS6 VSS43 DDR_A_D54 CONN@ SI1: No48
173 VSS44 DQ54 174 09/4/28 HP
DDR_A_D50 175 176 DDR_A_D55
DDR_A_D51 DQ50 DQ55
177 178

DDR_A_D56
179
181
DQ51
VSS46
VSS45
DQ60 180
182
DDR_A_D60
DDR_A_D61
For ME/AMT debug +1.5V
SI2 NO9 +0.75VS

DDR_A_D57 DQ56 DQ61


183 DQ57 VSS47 184
185 186 DDR_A_DQS#7
VSS48 DQS#7

330U_D2_2VY_R7M
DDR_A_DM7 187 188 DDR_A_DQS7
DM7 DQS7

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

C123

C136

1U_0402_6.3V6K

C137

1U_0402_6.3V6K

C138

C139

1U_0402_6.3V6K

C140

10U_0603_6.3V6M

C124

10U_0603_6.3V6M

C125

10U_0603_6.3V6M
1U_0402_6.3V6K
189 VSS49 VSS50 190 1

C126

C127

C128

C129

C130

C131

C132

C133

C134

C135
DDR_A_D58 191 192 DDR_A_D62 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DDR_A_D59 DQ58 DQ62 DDR_A_D63 +
193 DQ59 DQ63 194
1 R87 2 195 VSS51 VSS52 196
10K_0402_5% 197 198 PM_EXTTS#1_R @ @ @ @
SA0 EVENT# PM_EXTTS#1_R 4,10 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
199 200 SMB_DATA_S3
+3VS VDDSPD SDA SMB_DATA_S3 4,10,11,13,26
2.2U_0402_6.3V6M

0.1U_0402_16V4Z

201 202 SMB_CLK_S3 SMB_CLK_S3 4,10,11,13,26


SA1 SCL
C143

C144

D 09/2/16 HP 203 204 D


1 1 VTT1 VTT2 +0.75VS
110K_0402_5%
R88

205 206 0.65A@0 .75V


G1 G2
2 2 FOX_AS0A626-U2RN-7F +0.75V
2

Reserved Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

TOP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DDRIII-SODIMM SLOT1
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 9 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

SI1: No44

+V_DDR_REF_DIMMB_DQ +1.5V +1.5V +1.5V +1.5V


6 DDR_B_DQS#[0..7]
DDR3 SO-DIMM B 6 DDR_B_D[0..63]

1
3A @1.5V R1102 R1104
6 DDR_B_DM[0..7]
JDIMB1 CONN@ 1K_0402_1% 1K_0402_1%
+VREF_DQ_DIMMB +V_DDR_REF_DIMMB_DQ +V_DDR_REF_DIMMB_CA
1 VREF_DQ VSS1 2 6 DDR_B_DQS[0..7]
3 4 DDR_B_D4

2
VSS2 DQ4

2.2U_0805_16V4Z

0.1U_0402_16V4Z
DDR_B_D0 5 6 DDR_B_D5
DQ0 DQ5 6 DDR_B_MA[0..15]
1 1 DDR_B_D1 7 8
DQ1 VSS3 DDR_B_DQS#0
9 VSS4 DQS#0 10

1
C145

C146
DDR_B_DM0 11 12 DDR_B_DQS0
A DM0 DQS0 A
13 VSS5 VSS6 14
2 2 DDR_B_D2 DDR_B_D6 R1103 R1105
15 DQ2 DQ6 16
DDR_B_D3 17 18 DDR_B_D7 1K_0402_1% 1K_0402_1%
DQ3 DQ7
19 20

2
DDR_B_D8 VSS7 VSS8 DDR_B_D12
21 DQ8 DQ12 22
DDR_B_D9 23 24 DDR_B_D13 SI1: No44
DQ9 DQ13
25 VSS9 VSS10 26
DDR_B_DQS#1 27 28 DDR_B_DM1 09/4/27 HP
DDR_B_DQS1 DQS#1 DM1 DRAMRST#
29 DQS1 RESET# 30 DRAMRST# 4,9
31 VSS11 VSS12 32
DDR_B_D10 33 34 DDR_B_D14
DDR_B_D11 DQ10 DQ14 DDR_B_D15
35 DQ11 DQ15 36
37 VSS13 VSS14 38
DDR_B_D16 39 40 DDR_B_D20
DDR_B_D17 DQ16 DQ20 DDR_B_D21
41 DQ17 DQ21 42
43 VSS15 VSS16 44
DDR_B_DQS#2 45 46 DDR_B_DM2
DDR_B_DQS2 DQS#2 DM2
47 DQS2 VSS17 48
49 50 DDR_B_D22
DDR_B_D18 VSS18 DQ22 DDR_B_D23
51 DQ18 DQ23 52
DDR_B_D19 53 54
DQ19 VSS19 DDR_B_D28
55 VSS20 DQ28 56
DDR_B_D24 57 58 DDR_B_D29
DDR_B_D25 DQ24 DQ29
59 DQ25 VSS21 60
61 62 DDR_B_DQS#3
DDR_B_DM3 VSS22 DQS#3 DDR_B_DQS3
63 DM3 DQS3 64
65 VSS23 VSS24 66
DDR_B_D26 67 68 DDR_B_D30
DDR_B_D27 DQ26 DQ30 DDR_B_D31
69 DQ27 DQ31 70
71 VSS25 VSS26 72

B B

6 DDR_CKE2_DIMMB DDR_CKE2_DIMMB 73 74 DDR_CKE3_DIMMB


CKE0 CKE1 DDR_CKE3_DIMMB 6
75 VDD1 VDD2 76
77 78 DDR_B_MA15
DDR_B_BS2 NC1 A15 DDR_B_MA14
6 DDR_B_BS2 79 BA2 A14 80
81 VDD3 VDD4 82
DDR_B_MA12 83 84 DDR_B_MA11
DDR_B_MA9 A12/BC# A11 DDR_B_MA7
85 A9 A7 86
87 VDD5 VDD6 88
DDR_B_MA8 89 90 DDR_B_MA6
DDR_B_MA5 A8 A6 DDR_B_MA4
91 A5 A4 92
93 VDD7 VDD8 94
DDR_B_MA3 95 96 DDR_B_MA2
DDR_B_MA1 A3 A2 DDR_B_MA0
97 A1 A0 98
99 VDD9 VDD10 100
6 M_CLK_DDR2 M_CLK_DDR2 101 102 M_CLK_DDR3
CK0 CK1 M_CLK_DDR3 6
6 M_CLK_DDR#2 M_CLK_DDR#2 103 104 M_CLK_DDR#3
CK0# CK1# M_CLK_DDR#3 6
105 VDD11 VDD12 106
DDR_B_MA10 107 108 DDR_B_BS1
A10/AP BA1 DDR_B_BS1 6
6 DDR_B_BS0 DDR_B_BS0 109 110 DDR_B_RAS#
DDR_B_RAS# 6
SI1: No44
BA0 RAS#
111 VDD13 VDD14 112
6 DDR_B_W E# DDR_B_W E# 113 114 DDR_CS2_DIMMB#
WE# S0# DDR_CS2_DIMMB# 6
6 DDR_B_CAS# DDR_B_CAS# 115 116 M_ODT2
CAS# ODT0 M_ODT2 6
117 VDD15 VDD16 118
DDR_B_MA13 M_ODT3 +V_DDR_REF_DIMMB_CA
119 A13 ODT1 120 M_ODT3 6
6 DDR_CS3_DIMMB# DDR_CS3_DIMMB# 121 122
S1# NC2
123 VDD17 VDD18 124
125 126 +VREF_CA
NCTEST VREF_CA

0.1U_0402_16V4Z

2.2U_0805_16V4Z
127 VSS27 VSS28 128
DDR_B_D32 129 130 DDR_B_D36
DQ32 DQ36

C159

C160
DDR_B_D33 131 132 DDR_B_D37 1 1
DQ33 DQ37
133 VSS29 VSS30 134
C DDR_B_DQS#4 135 136 DDR_B_DM4 C
DDR_B_DQS4 DQS#4 DM4
137 DQS4 VSS31 138
DDR_B_D38 2 2
139 VSS32 DQ38 140
DDR_B_D34 141 142 DDR_B_D39
DDR_B_D35 DQ34 DQ39
143 DQ35 VSS33 144
145 146 DDR_B_D44
DDR_B_D40 VSS34 DQ44 DDR_B_D45
147 DQ40 DQ45 148
DDR_B_D41 149 150
DQ41 VSS35 DDR_B_DQS#5
151 VSS36 DQS#5 152
DDR_B_DM5 153 154 DDR_B_DQS5
DM5 DQS5
155 VSS37 VSS38 156
DDR_B_D42 157 158 DDR_B_D46 Layout Note:
DDR_B_D43 DQ42 DQ46 DDR_B_D47
159 DQ43 DQ47 160
Place near DIMMB Layout Note:
161 VSS39 VSS40 162
DDR_B_D48 163 164 DDR_B_D52 Place near DIMM
DDR_B_D49 DQ48 DQ52 DDR_B_D53
165 DQ49 DQ53 166
167 168 SI1: No48 09/4/28 HP
DDR_B_DQS#6 VSS41 VSS42 DDR_B_DM6
169 DQS#6 DM6 170
DDR_B_DQS6 171 172
DQS6 VSS43 DDR_B_D54 +0.75VS
173 VSS44 DQ54 174
DDR_B_D50 175 176 DDR_B_D55 +1.5V
DDR_B_D51 DQ50 DQ55
177 DQ51 VSS45 178
179 180 DDR_B_D60
VSS46 DQ60

330U_D2_2VY_R7M
DDR_B_D56 181 182 DDR_B_D61
DQ56 DQ61

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

10U_0603_6.3V6M

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

C977

1U_0402_6.3V6K

1U_0402_6.3V6K

1U_0402_6.3V6K

1U_0402_6.3V6K
DDR_B_D57 183 184 1
DQ57 VSS47

C149

C150

C151

C152

C153

C154

C155

C156

C157

C158

C161

C162

C163

C164
185 186 DDR_B_DQS#7 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DDR_B_DM7 VSS48 DQS#7 DDR_B_DQS7 +
187 DM7 DQS7 188
189 VSS49 VSS50 190
DDR_B_D58 191 192 DDR_B_D62 @ @ @ @
DDR_B_D59 DQ58 DQ62 DDR_B_D63 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
193 DQ59 DQ63 194
1 R91 2 195 VSS51 VSS52 196
10K_0402_5% 197 198 PM_EXTTS#1_R
D SA0 EVENT# PM_EXTTS#1_R 4,9 D
199 200 SMB_DATA_S3
+3VS VDDSPD SDA SMB_DATA_S3 4,9,11,13,26
2.2U_0402_6.3V6M

0.1U_0402_16V4Z

201 202 SMB_CLK_S3 SMB_CLK_S3 4,9,11,13,26


SA1 SCL
C165

C166

09/2/16 HP 1 1 1 2 203 VTT1 VTT2 204 +0.75VS


R92 10K_0402_5%
205 206 0.65A@0 .75V
G1 G2
2 2 +0.75V
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

DDRIII-SODIMM SLOT2
BOT THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Size Document Number
LA-4902P
R ev
0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 10 of 47
1 2 3 4 5
1 2 3 4 5

A A

3VS_1.5VS

+3VS_CK505 +1.05VS_CK505 +3VS_CK505 +1.05VS_CK505


U2

1 32 SMB_CLK_S3 SMB_CLK_S3 4,9,10,13,26


VDD_DOT SCL SMB_DATA_S3
2 VSS_DOT SDA 31 SMB_DATA_S3 4,9,10,13,26
CLK_BUF_DOT96 R93 1 2 0_0402_5% L_CLK_BUF_DOT96 3 30 REF_0/CPU_SEL R94 1 2 33_0402_5% CLK_14M_PCH
13 CLK_BUF_DOT96 DOT_96 REF_0/CPU_SEL CLK_14M_PCH 13
CLK_BUF_DOT96# R95 1 2 0_0402_5% L_CLK_BUF_DOT96# 4 29
13 CLK_BUF_DOT96# DOT_96# VDD_REF
5 28 CLK_XTAL_IN 1
VDD_27 XTAL_IN CLK_XTAL_OUT
6 27MHZ XTAL_OUT 27
7 26 C885 @
27MHZ_SS VSS_REF CK_PW RGD
8 VSS_27 CKPWRGD/PD# 25 10P_0402_50V8J
2
9 VSS_SRC VDD_CPU 24
CLK_BUF_CKSSCD R98 1 2 0_0402_5% L_CLK_BUF_CKSSCD 10 23 R_CLK_BUF_BCLK R101 1 2 0_0402_5% CLK_BUF_BCLK
13 CLK_BUF_CKSSCD SRC_1T CPU_0T CLK_BUF_BCLK 13
CLK_BUF_CKSSCD# R99 1 2 0_0402_5% L_CLK_BUF_CKSSCD# 11 22 R_CLK_BUF_BCLK# R103 1 2 0_0402_5% CLK_BUF_BCLK#
13 CLK_BUF_CKSSCD# SRC_1C CPU_0C CLK_BUF_BCLK# 13
12 VSS_SRC VSS_CPU 21
CLK_DMI R100 1 2 0_0402_5% L_CLK_DMI 13 20
13 CLK_DMI SRC_2T CPU_1T
CLK_DMI# R102 1 2 0_0402_5% L_CLK_DMI# 14 19
13 CLK_DMI# SRC_2C CPU_1C
15 VDD_SRC_IO VDD_CPU_IO 18
CPU_STOP# 16 17
CPU_STOP# VDD_SRC

TGND 33
B B
RTM890N-632-GRT_QFN32_5X5

CLK Gen feature 1.5V support 6/29

+3VS +1.5VS

14.31818MHZ_20P_1BX14318BE1A
1 2 CLK_XTAL_OUT
R1129 0_0603_5% CK_PW RGD 1 R97 2 +3VS_CK505
+3VS_CK505 CLK_XTAL_IN 10K_0402_5%
+3VS +3VS_CK505 @
+1.05VS +1.05VS_CK505 Q4
Close to U2 1 2

1
R1130 0_0603_5% D
Close to U2
CPU_STOP# R126 1 2 10K_0402_5% 1 2 3VS_1.5VS 2 CLK_EN# 41
1 2 R108 0_0603_5% G
Y1

10U_0805_10V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

47P_0402_50V8J

0.1U_0402_16V4Z
R127 0_0603_5% S

3
10U_0805_10V4Z

10U_0805_10V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

47P_0402_50V8J

C171

C172

C173

C174

C175

C176

C177

C1049
1 1 1 1 1 1 1 2 1 SSM3K7002F_SC59-3 1
C178

C179

C180

C181

C182

C183

1 1 1 1 1 1

2 2 2 2 2 2 2 2 2 2
C 2 2 2 2 2 2 C167 C168 C
33P_0402_50V8J 33P_0402_50V8J
1 1

Close to U2 within 500mil

09/2/5 HP
@
+1.05VS C184 1 REF_0/CPU_SEL
2
PIN 30 CPU_0 CPU_1 10P_0402_50V8J
1 2 REF_0/CPU_SEL
R141 @ 10K_0402_5% EMI Capacitor
0 (Default) 133MHz 133MHz
1 2
R143 10K_0402_5%
1 100MHz 100MHz

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
CLOCK GENERATOR
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 11 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

+RTCVCC +3VS

PCH_RTCX1 1 2 SM_INTRUDER# 1 2 SIRQ


R159 1M_0402_5% R160 10K_0402_5%
1 2 PCH_RTCX2 1 2 PCH_INTVRMEN R162 2 10K_0402_5%
1 HDA_SPKR
R158 10M_0402_5% R161 330K_0402_5% @

1U_0603_10V4Z
High = Internal VR Enabled(Default)
LOW=Default HIGH=No Reboot
RTC Conn.

32.768KHZ_12.5PF_Q13MC14610002
R163 U4A CONN@
+RTCVCC +VREG3_51125 BATT1.1 JBAT1
1 PCH_RTCX1 B13 D33 ACES_85205-0200
RTCX1 FWH0 / LAD0 LPC_LAD0 23,29,30,31
1

1
+RTCVCC
18P_0402_50V8J

PCH_RTCX2 D13 B33


RTCX2 FWH1 / LAD1 LPC_LAD1 23,29,30,31

1
2
1 1 C191 CLRP1 C32 D1
OSC

OSC

FWH2 / LAD2 LPC_LAD2 23,29,30,31


C189 C190 SHORT PADS A32 2
LPC_LAD3 23,29,30,31

2
A 18P_0402_50V8J 2 PCH_RTCRST# FWH3 / LAD3 R193 A
1 2 C14 RTCRST# 1
20K_0402_1% C34 3 1 2
2 2 FWH4 / LFRAME# LPC_LFRAME# 23,29,30,31
PCH_SRTCRST# SI1 NO2 W=20mils W=20mils W=20mils
NC

NC

1 2 D17 SRTCRST#
Y3 R164 20K_0402_1% 1 A34 09/3/9 HP BAV70W_SOT323-3 1K_0402_5%

RTC

LPC
LDRQ0# LPC_LDRQ#0 30
SI1 NO41 SM_INTRUDER# A16 F34 NAND_DET# 24 1 C211
2

C192 INTRUDER# LDRQ1# / GPIO23


09/4/27 HP
1U_0603_10V4Z PCH_INTVRMEN A14 AB9 SIRQ SI1 NO60 1U_0603_10V4Z
2 INTVRMEN SERIRQ SIRQ 27,29,30,31
09/5/4 HP
2 Place near IBEX-M
2 HDA_BIT_CLK_MDC
1 25 HDA_BIT_CLK_MDC
R165 1 2 33_0402_5% HDA_BIT_CLK A30 HDA_BCLK
C833 47P_0402_50V8J R166 1 2 33_0402_5% AK7 SATA_PRX_DTX_N0
25 HDA_BIT_CLK_CODEC SATA0RXN SATA_PRX_DTX_N0 23
1 @ 2 HDA_BIT_CLK_CODEC 25 HDA_SYNC_MDC
R167 1 2 33_0402_5% HDA_S YNC D29 HDA_SYNC SATA0RXP AK6 SATA_PRX_DTX_P0
SATA_PRX_DTX_P0 23
C834 47P_0402_50V8J R168 1 2 33_0402_5% AK11 SATA_PTX_DRX_N0
25 HDA_SYNC_CODEC SATA0TXN SATA_PTX_DRX_N0 23
1 @ 2 HDA_SDOUT_MDC 25 HDA_SPKR
HDA_SPKR P1 SPKR SATA0TXP AK9 SATA_PTX_DRX_P0
SATA_PTX_DRX_P0 23
C835 47P_0402_50V8J
1 2 HDA_SDOUT_CODEC 25 HDA_RST#_MDC
R169 1 2 33_0402_5% HDA_RST# C30 HDA_RST#
C836 47P_0402_50V8J R170 1 2 33_0402_5% AH6 SATA_PRX_DTX_N1
25 HDA_RST#_CODEC SATA1RXN SATA_PRX_DTX_N1 23
AH5 SATA_PRX_DTX_P1
SATA1RXP SATA_PRX_DTX_P1 23
25 HDA_SDIN0 HDA_SDIN0 G30 AH9 SATA_PTX_DRX_N1
HDA_SDIN0 SATA1TXN SATA_PTX_DRX_N1 23
AH8 SATA_PTX_DRX_P1
SATA1TXP SATA_PTX_DRX_P1 23
25 HDA_SDIN1 HDA_SDIN1 F30
+3VALW HDA_SDIN1 SATA_PRX_DTX_N2
SATA2RXN AF11 SATA_PRX_DTX_N2 28
@ E32 AF9 SATA_PRX_DTX_P2

IHDA
HDA_SDIN2 SATA2RXP SATA_PRX_DTX_P2 28
1 2 LID_SW# AF7 SATA_PTX_DRX_N2
SATA2TXN SATA_PTX_DRX_N2 28
R173 10K_0402_5% F32 AF6 SATA_PTX_DRX_P2
HDA_SDIN3 SATA2TXP SATA_PTX_DRX_P2 28
1 2 GPIO13 AH3
R1999 10K_0402_5% R171 1 SATA3RXN
25 HDA_SDOUT_MDC 2 33_0402_5% HDA_SDOUT B29 HDA_SDO SATA3RXP AH1
25 HDA_SDOUT_CODEC R172 1 2 33_0402_5% AF3
SATA3TXN
SATA3TXP AF1
AQUAWHITE_BATLED 1 2 AQUAWHITE_BATLED_R H32
iTPM ENABLE/DISABLE

SATA
B R847 1K_0402_5% HDA_DOCK_EN# / GPIO33 SATA_PRX_DTX_N4 B
09/2/5 HP SATA4RXN AD9 SATA_PRX_DTX_N4 26
+3VS GPIO13 J30 AD8 SATA_PRX_DTX_P4
HDA_DOCK_RST# / GPIO13 SATA4RXP SATA_PRX_DTX_P4 26
AD6 SATA_PTX_DRX_N4
SATA4TXN SATA_PTX_DRX_N4 26
AD5 SATA_PTX_DRX_P4
SATA4TXP SATA_PTX_DRX_P4 26
1 2 KBC_SPI_SI_R
R181 @ 1K_0402_5% PCH_JTAG_TCK M3 AD3 SATA_PRX_DTX_N5
JTAG_TCK SATA5RXN SATA_PRX_DTX_N5 28
AD1 SATA_PRX_DTX_P5
Enable=Stuff Disable=No Stuff SATA5RXP SATA_PRX_DTX_P5 28
PCH_JTAG_TMS K3 AB3 SATA_PTX_DRX_N5
JTAG_TMS SATA5TXN SATA_PTX_DRX_N5 28
AB1 SATA_PTX_DRX_P5
SATA5TXP SATA_PTX_DRX_P5 28
PCH_JTAG_TDI K1 JTAG_TDI
09/2/5 HP

JTAG
PCH_JTAG_TDO J2 AF16
JTAG_TDO SATAICOMPO +3VS
PCH_JTAG_RST# J4 AF15 SATAICOMPI 1 2 +1.05VS
JTAG_RST# SATAICOMPI R175 37.4_0402_1%
09/2/5 HP

2
R939 1 2 15_0402_5% SPI_CLK_PCH BA2
for SMSC EC 29 KBC_SPI_CLK_R SPI_CLK R178 R179
1 2 SPI_CS0#_PCH AV3 1 2 +3VS 10K_0402_5% 10K_0402_5%
29 KBC_SPI_CS0#_R SPI_CS0#
R176 0_0402_5% R177 10K_0402_1% @
1 2 SPI_CS1#_PCH AY3 T3
29 KBC_SPI_CS1#_R SATA_LED# 25,28

1
R180 0_0402_5% SPI_CS1# SATALED#
HDD_HALTLED
R940 1 2 15_0402_5% SPI_MOSI_PCH AY1 Y9 SATA_DET#0
notice KBC state 29 KBC_SPI_SI_R SPI_MOSI SATA0GP / GPIO21 R1071 SATA_DET#0

SPI
29 KBC_SPI_SO AV1 V1 HDD_HALTLED_R 2 1 0_0402_5%
SPI_MISO SATA1GP / GPIO19 HDD_HALTLED 25
SI1 NO22
IBEXPEAK-M_FCBGA1071
SI2 NO7
C
PCH XDP Conn. C

+1.05VS
JP15
SI1 NO7 1 2 GPIO_28
PCH_JTAG_TDO R1067 @ GND0 GND1
09/3/9 HP 1 2 51_0402_5% 3 OBSFN_A0 OBSFN_C0 4 XDP_FN16 R8482 1 33_0402_5% @ PCH_XDP_GPIO28 15
5 6 XDP_FN17 R8492 1 33_0402_5% @
+3VALW +3VALW +3VALW +3VALW OBSFN_A1 OBSFN_C1 PCH_XDP_GPIO0 GPIO_0
15
PCH_JTAG_TMS R1068 1 @ 2 51_0402_5% 7 8
@ 33_0402_5% 1 XDP_FN0 GND2 GND3 XDP_FN8
15 USB_OC#0 2 R850 9 OBSDATA_A0 OBSDATA_C0 10 R8512 1 33_0402_5% @ PCH_XDP_GPIO20 13
PCH_JTAG_TDI R1069 1 @ 2 51_0402_5% @ 33_0402_5% 1 2 R852 XDP_FN1 11 12 XDP_FN9 R8532 1 33_0402_5% @
15 USB_OC#1 OBSDATA_A1 OBSDATA_C1 PCH_XDP_GPIO18 13
1

09/2/5 HP 13 GND4 GND5 14


R183 R184 R185 R186 PCH_JTAG_RST# R1070 1 @ 2 51_0402_5% @ 33_0402_5% 1 2 R854 XDP_FN2 15 16 XDP_FN10 R8552 1 33_0402_5% @ SATA_DET#0
15 USB_OC#2 OBSDATA_A2 OBSDATA_C2
@ 200_0402_5% @ 200_0402_5% @ 200_0402_5% 20K_0402_5% @ 33_0402_5% 1 2 R856 XDP_FN3 17 18 XDP_FN11 R8572 1 33_0402_5% @ HDD_HALTLED_R
15 USB_OC#3 OBSDATA_A3 OBSDATA_C3
@ 19 20
GND6 GND7
21 22 09/2/16 HP
2

PCH_JTAG_TMS PCH_JTAG_TDO PCH_JTAG_TDI PCH_JTAG_RST# DB1 NO 77 OBSFN_B0 OBSFN_D0


23 OBSFN_B1 OBSFN_D1 24
+3VS
10K_0402_5%

25 GND8 GND9 26
1

@ 33_0402_5% 1 2 R1072 XDP_FN4 27 28 XDP_FN12 R8592 1 33_0402_5% @


15 USB_OC#4 OBSDATA_B0 OBSDATA_D0 PCH_XDP_GPIO36 15
R189 R190 R191 R192
15 USB_OC#5
@ 33_0402_5% 1 2 R860 XDP_FN5 29 OBSDATA_B1 OBSDATA_D1 30 XDP_FN13 R8612 1 33_0402_5% @ PCH_XDP_GPIO37 15,20GPIO_36
2

@ 100_0402_1% @ 100_0402_1% @ 100_0402_1% 10K_0402_5% 31 32


GND10 GND11
2

@ R964 @ 33_0402_5% 1 2 R862 XDP_FN6 33 34 XDP_FN14 R8632 1 33_0402_5% @ GPIO_37


15 USB_OC#6 OBSDATA_B2 OBSDATA_D2 PCH_XDP_GPIO16 15 GPIO_16
R965 @ @ 33_0402_5% 1 2 R864 XDP_FN7 35 36 XDP_FN15 R8652 1 33_0402_5% @
15 USB_OC#7 PCH_XDP_GPIO49 15
2

330K_0402_5% @ OBSDATA_B3 OBSDATA_D3 GPIO_49


37 GND12 GND13 38
AQUAWHITE_BATLED PW R_GD 39 40 +3VS
29,32 PW R_GD
1 1

PWRGOOD/HOOK0 ITPCLK/HOOK4
4,14 PM_PWRBTN#_R 1 2XDP_PWRBTN#_R 41 42 1K_0402_5%
1

D HOOK1 ITPCLK#/HOOK5
43 VCC_OBS_AB VCC_OBS_CD 44
1 2 PCH_JTAG_TCK 2 Q66 +3VS R8660_0402_5% 45 46 R8671 2
HOOK2 RESET#/HOOK6 PLT_RST# 4,15,21,23,25,31
R194 51_0402_5% G SSM3K7002F_SC59-3 47 48
HOOK3 DBR#/HOOK7 XDP_DBRESET# 4,14
25,29 AQUAWHITE_BATLED# S 09/2/5 HP 49 50
3

TPC12 T122 GND14 GND15 PCH_JTAG_TDO#_RR8682 0_0402_5% PCH_JTAG_TDO


51 SDA TD0 52 1
PCH Pin RefDes PCH JTAG Pre-Production PCH JTAG Production TPC12 T123 53 54 PCH_JTAG_RST#_RR8692 @ 1 0_0402_5% PCH_JTAG_RST#
ES1 ES2 SCL TRST# PCH_JTAG_TDI_R R8702 0_0402_5% PCH_JTAG_TDI
55 TCK1 TDI 56 1
D R184 No Install 200ohm No Install PCH_JTAG_TCK 0_0402_5% 1 2 R871PCH_JTAG_TCK_R 57 58 PCH_JTAG_TMS_R R8722 1 0_0402_5% PCH_JTAG_TMS D
PCH_JTAG_TDO R190 No Install 100ohm No Install TCK0 TMS
59 GND16 GND17 60
R1067 No Install No Install 51ohm SI1 NO22
R183 200ohm 200ohm No Install GPIO33 iAMT Enable /Disable SI1 NO22 SAMTE_BSH-030-01-L-D-A CONN@
PCH_JTAG_TMS R189 100ohm 100ohm No Install
R1068 No Install No Install 51ohm
R185 200ohm 200ohm No Install
PCH_JTAG_TDI R191 100ohm 100ohm No Install Hi Disable
PCH_JTAG_TCK
R1069
R194
No Install
51ohm
No Install
51ohm
51ohm
51ohm
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title
R186 20Kohm 20Kohm No Install
PCH_JTAG_RST# R192 10Kohm 10Kohm No Install Lo Enable Default THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(1/6)-HDA/JTAG/SATA
R1070 No Install No Install 51ohm Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 12 of 47
1 2 3 4 5
1 2 3 4 5

SMB_CLK_S3 1 2 +3VS SMBCLK 1 2 +3VALW


R195 10K_0402_5% R196 2.2K_0402_5%
SMB_DATA_S3 1 2 SMBDATA 1 2
R197 10K_0402_5% R198 2.2K_0402_5%
SML0CLK 1 2
R200 2.2K_0402_5%
SML0DATA 1 2
R202 2.2K_0402_5%
8/31/2009 HP SML1CLK 1 2
R203 4.7K_0402_5%
PEG_CLKREQ# 1 2 SML1DATA 1 2
U4B R204 10K_0402_5% R205 4.7K_0402_5%
SML0ALERT# 1 2
BG30 B9 SMBALERT# R206 10K_0402_5%
PERN1 SMBALERT# / GPIO11 SMBALERT#
BJ30 PERP1 1 2
A SMBCLK R935 10K_0402_5% A
BF29 PETN1 SMBCLK H14 DDR SML1ALERT#
BH29 PETP1 1 2
C8 SMBDATA R936 10K_0402_5%
PCIE_PRX_DTX_N2 AW30 SMBDATA
25 PCIE_PRX_DTX_N2 PERN2
25 PCIE_PRX_DTX_P2 PCIE_PRX_DTX_P2 BA30
C212 1 0.1U_0402_10V7K PCIE_PTX_DRX_N2 BC30 PERP2 SML0ALERT# Q5A
EXP 25 PCIE_PTX_C_DRX_N2
C213 1
2
0.1U_0402_10V7K PCIE_PTX_DRX_P2 BD30 PETN2 SML0ALERT# / GPIO60 J14
2N7002DWH_SOT363-6
25 PCIE_PTX_C_DRX_P2 2 PETP2
C6 SML0CLK SMBCLK 6 1 SMB_CLK_S3
SML0CLK SML0CLK 21 SMB_CLK_S3 4,9,10,11,26
AU30 intel LAN

SMBus
PERN3 SML0DATA
AT30 PERP3 SML0DATA G8 SML0DATA 21
AU32

2
PETN3
AV32 PETP3
M14 SML1ALERT#
PCIE_PRX_DTX_N4 BA32 SML1ALERT# / GPIO74 Q5B
23 PCIE_PRX_DTX_N4 PERN4 2N7002DWH_SOT363-6
23 PCIE_PRX_DTX_P4 PCIE_PRX_DTX_P4 BB32 E10 SML1CLK
C214 1 0.1U_0402_10V7K PCIE_PTX_DRX_N4 BD32 PERP4 SML1CLK / GPIO58 SMBDATA SMB_DATA_S3
WLAN 23 PCIE_PTX_C_DRX_N4
C215 1
2
0.1U_0402_10V7K PCIE_PTX_DRX_P4 BE32 PETN4 SML1DATA
EC_THERMAL 3 4 SMB_DATA_S3 4,9,10,11,26
23 PCIE_PTX_C_DRX_P4 2 PETP4 SML1DATA / GPIO75 G12
+3VS

PCI-E*
BF33

5
PERN5
BH33 T13

Controller
PERP5 CL_CLK1 CL_CLK1 23
BG32 PETN5 Q77A
BJ32 PETP5 CL_DATA1 T11 CL_DATA1 23 2N7002DWH_SOT363-6

Link
21 PCIE_PRX_DTX_N6 PCIE_PRX_DTX_N6 BA34 T9 SML1CLK 1 6
PERN6 CL_RST1# CL_RST1# 23 CAP_CLK 25,29
21 PCIE_PRX_DTX_P6 PCIE_PRX_DTX_P6 AW34
C218 1 0.1U_0402_10V7K PCIE_PTX_DRX_N6 BC34 PERP6
NIC 21 PCIE_PTX_C_DRX_N6
C219 1
2
0.1U_0402_10V7K PCIE_PTX_DRX_P6 BD34 PETN6
21 PCIE_PTX_C_DRX_P6 2

2
PETP6 PEG_CLKREQ#
PEG_A_CLKRQ# / GPIO47 H1
AT34 PERN7 Q77B
AU34 PERP7
AU36 AD43 2N7002DWH_SOT363-6
PETN7 CLKOUT_PEG_A_N SML1DATA
AV36 PETP7 CLKOUT_PEG_A_P AD45 4 3 CAP_DAT 25,29
B 09/3/9 HP SI1 NO5 B
BG34 AN4 CLK_EXP#_R R41 1 2 0_0402_5% +3VALW
PERN8 CLKOUT_DMI_N CLK_EXP# 4

PEG
BJ34 AN2 CLK_EXP_R R59 1 2 0_0402_5% CLK_EXP 4

5
PERP8 CLKOUT_DMI_P
BG36 PETN8
BJ36 PETP8
AT1 CLK_DP#_R R11 1 2 0_0402_5%
CLKOUT_DP_N / CLKOUT_BCLK1_N CLK_DP# 4
AT3 CLK_DP_R R13 1 2 0_0402_5% 09/2/16 HP
+3VALW CLKOUT_DP_P / CLKOUT_BCLK1_P CLK_DP 4
AK48 CLKOUT_PCIE0N
AK47 CLKOUT_PCIE0P

From CLK BUFFER


CLKIN_DMI_N AW24 CLK_DMI# 11
R875 1 2 10K_0402_5% P9 BA24
PCIECLKRQ0# / GPIO73 CLKIN_DMI_P CLK_DMI 11

12 PCH_XDP_GPIO18
AM43 CLKOUT_PCIE1N CLKIN_BCLK_N AP3 CLK_BUF_BCLK# 11
21 CLK_PCIE_LAN_REQ1# AM45 CLKOUT_PCIE1P CLKIN_BCLK_P AP1 CLK_BUF_BCLK 11
SI, No61 +3VS R207 1 2 10K_0402_5% R1119 1 2 0_0402_5% U4 PCIECLKRQ1# / GPIO18
09/5/4 HP CLKIN_DOT_96N F18 CLK_BUF_DOT96# 11
09/3/9 HP SI1 NO5 CLKIN_DOT_96P E18 CLK_BUF_DOT96 11
R208 1 2 0_0402_5% CLK_PCIE_EXP#_R AM47
25 CLK_PCIE_EXP# CLKOUT_PCIE2N
EXP R209 1 2 0_0402_5% CLK_PCIE_EXP_R AM48
25 CLK_PCIE_EXP CLKOUT_PCIE2P
CLKIN_SATA_N / CKSSCD_N AH13 CLK_BUF_CKSSCD# 11
12 PCH_XDP_GPIO20 N4 PCIECLKRQ2# / GPIO20 CLKIN_SATA_P / CKSSCD_P AH12 CLK_BUF_CKSSCD 11

+3VS R941 1 2 10K_0402_5% SI1 NO32


AH42 CLKOUT_PCIE3N REFCLK14IN P41 CLK_14M_PCH 11 09/4/10 HP
25 CLKREQ_EXP# R972 1 2 0_0402_5% AH41 CLKOUT_PCIE3P
+3VALW R942 1 2 10K_0402_5% A8 J42
PCIECLKRQ3# / GPIO25 CLKIN_PCILOOPBACK CLK_PCI_FB 15
09/3/9 HP SI1 NO5 This circuit will add/delete in INTEL ES2 sample to test.
R211 1 2 0_0402_5% CLK_PCIE_MCARD#_R AM51 AH51 XTAL25_IN XTAL25_IN
C 23 CLK_PCIE_MCARD# CLKOUT_PCIE4N XTAL25_IN C
WLAN R212 1 2 0_0402_5% CLK_PCIE_MCARD_R AM53 AH53 XTAL25_OUT
23 CLK_PCIE_MCARD CLKOUT_PCIE4P XTAL25_OUT XTAL25_OUT 1 2
23 CLKREQ_WLAN# M9 AF38 R213 1 2 90.9_0402_1% +1.05VS R210 1M_0402_5%
PCIECLKRQ4# / GPIO26 XCLK_RCOMP Y4
+3VALW R943 1 2 10K_0402_5%
AJ50 CLKOUT_PCIE5N CLKOUTFLEX0 / GPIO64 T45 T102 TPC12 1 2
AJ52 CLKOUT_PCIE5P
R944 1 2 10K_0402_5% H6 P43 25MHZ_20P_1BG25000CK1A
Clock Flex

+3VALW PCIECLKRQ5# / GPIO44 CLKOUTFLEX1 / GPIO65 T103 TPC12

18P_0402_50V8J

18P_0402_50V8J
R215 1 C222 1 C1034
AK53 CLKOUT_PEG_B_N CLKOUTFLEX2 / GPIO66 T42 1 2 CLK_14M_SIO 30
NIC AK51 22_0402_5%
CLKOUT_PEG_B_P
R1057 1 2 2
+3VALW 2 10K_0402_5% P13 PEG_B_CLKRQ# / GPIO56 CLKOUTFLEX3 / GPIO67 N50 1 C887
SI1 NO88 @

IBEXPEAK-M_FCBGA1071 10P_0402_50V8J
2

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(2/6)-PCI-E/SMBUS/CLK
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 13 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
5 4 3 2 1

U4C U4D
BA18 FDI_CTX_PRX_N0 T48 BJ46 +3VS
FDI_RXN0 FDI_CTX_PRX_N0 5 20 ENABLT L_BKLTEN SDVO_TVCLKINN
5 DMI_CTX_PRX_N0 DMI_CTX_PRX_N0 BC24 BH17 FDI_CTX_PRX_N1 T47 BG46
DMI0RXN FDI_RXN1 FDI_CTX_PRX_N1 5 20 ENAVDD L_VDD_EN SDVO_TVCLKINP
5 DMI_CTX_PRX_N1 DMI_CTX_PRX_N1 BJ22 BD16 FDI_CTX_PRX_N2
DMI1RXN FDI_RXN2 FDI_CTX_PRX_N2 5
5 DMI_CTX_PRX_N2 DMI_CTX_PRX_N2 AW20 BJ16 FDI_CTX_PRX_N3 Y48 BJ48
DMI2RXN FDI_RXN3 FDI_CTX_PRX_N3 5 20 INV_PWM L_BKLTCTL SDVO_STALLN
5 DMI_CTX_PRX_N3 DMI_CTX_PRX_N3 BJ20 BA16 FDI_CTX_PRX_N4 BG48
DMI3RXN FDI_RXN4 FDI_CTX_PRX_N4 5 SDVO_STALLP
BE14 FDI_CTX_PRX_N5 DB2: No. 66 AB48 R819
FDI_RXN5 FDI_CTX_PRX_N5 5 L_DDC_CLK
5 DMI_CTX_PRX_P0 DMI_CTX_PRX_P0 BD24 BA14 FDI_CTX_PRX_N6 Y45 BF45 2.2K_0402_5% R818 2.2K_0402_5%
DMI0RXP FDI_RXN6 FDI_CTX_PRX_N6 5 L_DDC_DATA SDVO_INTN
5 DMI_CTX_PRX_P1 DMI_CTX_PRX_P1 BG22 BC12 FDI_CTX_PRX_N7 SI1 NO6 BH45
DMI1RXP FDI_RXN7 FDI_CTX_PRX_N7 5 SDVO_INTP
5 DMI_CTX_PRX_P2 DMI_CTX_PRX_P2 BA20 T125 PAD AB46
DMI_CTX_PRX_P3 DMI2RXP FDI_CTX_PRX_P0 T126 L_CTRL_CLK
5 DMI_CTX_PRX_P3 BG20 DMI3RXP FDI_RXP0 BB18 FDI_CTX_PRX_P0 5 09/3/9 HP PAD V48 L_CTRL_DATA
BF17 FDI_CTX_PRX_P1
FDI_RXP1 FDI_CTX_PRX_P1 5
D DMI_CRX_PTX_N0 BE22 BC16 FDI_CTX_PRX_P2 T127 PAD AP39 T51 D
5 DMI_CRX_PTX_N0 DMI0TXN FDI_RXP2 FDI_CTX_PRX_P2 5 LVD_IBG SDVO_CTRLCLK DPB_CTRLCLK 28
DMI_CRX_PTX_N1 BF21 BG16 FDI_CTX_PRX_P3 T97 PAD AP41 T53
5 DMI_CRX_PTX_N1 DMI1TXN FDI_RXP3 FDI_CTX_PRX_P3 5 LVD_VBG SDVO_CTRLDATA DPB_CTRLDATA 28
DMI_CRX_PTX_N2 BD20 AW16 FDI_CTX_PRX_P4
5 DMI_CRX_PTX_N2 DMI2TXN FDI_RXP4 FDI_CTX_PRX_P4 5
DMI_CRX_PTX_N3 BE18 BD14 FDI_CTX_PRX_P5 SI1 NO33 AT43
5 DMI_CRX_PTX_N3 DMI3TXN FDI_RXP5 FDI_CTX_PRX_P5 5 LVD_VREFH
BB14 FDI_CTX_PRX_P6 AT42 BG44 DPB_AUX#
FDI_RXP6 FDI_CTX_PRX_P6 5 LVD_VREFL DDPB_AUXN DPB_AUX# 28
DMI_CRX_PTX_P0 BD22 BD12 FDI_CTX_PRX_P7 BJ44 DPB_AUX
5 DMI_CRX_PTX_P0 DMI0TXP FDI_RXP7 FDI_CTX_PRX_P7 5 DDPB_AUXP DPB_AUX 28
DMI_CRX_PTX_P1 BH21 AU38 DPB_R
5 DMI_CRX_PTX_P1 DMI1TXP DDPB_HPD DPB_HPD 28

LVDS
DMI_CRX_PTX_P2 BC20 AV53
5 DMI_CRX_PTX_P2 DMI2TXP LVDSA_CLK#
DMI_CRX_PTX_P3 BD18 BJ14 FDI_INT AV51 BD42 DPB_TXN0
5 DMI_CRX_PTX_P3 DMI3TXP FDI_INT FDI_INT 5 LVDSA_CLK DDPB_0N DPB_TXN0 28
BC42 DPB_TXP0

DMI
FDI
DDPB_0P DPB_TXP0 28
BF13 FDI_FSY NC0 09/3/9 HP BB47 BJ42 DPB_TXN1
+1.05VS FDI_FSYNC0 FDI_FSYNC0 5 LVDSA_DATA#0 DDPB_1N DPB_TXN1 28

Digital Display Interface


BH25 BA52 BG42 DPB_TXP1
DMI_ZCOMP LVDSA_DATA#1 DDPB_1P DPB_TXP1 28
BH13 FDI_FSY NC1 AY48 BB40 DPB_TXN2
FDI_FSYNC1 FDI_FSYNC1 5 LVDSA_DATA#2 DDPB_2N DPB_TXN2 28
1 2 DMI_IRCOMP BF25 AV47 BA40 DPB_TXP2
DMI_IRCOMP LVDSA_DATA#3 DDPB_2P DPB_TXP2 28
R222 49.9_0402_1% BJ12 FDI_ LSYNC0 AW38 DPB_TXN3
FDI_LSYNC0 FDI_LSYNC0 5 DDPB_3N DPB_TXN3 28
BB48 BA38 DPB_TXP3
LVDSA_DATA0 DDPB_3P DPB_TXP3 28
BG14 FDI_ LSYNC1 BA50
FDI_LSYNC1 FDI_LSYNC1 5 LVDSA_DATA1 +3VS DPC_CTRLCLK 28
AY49 LVDSA_DATA2
AV48 Y49 R1017 2.2K_0402_5%
LVDSA_DATA3 DDPC_CTRLCLK R1018 2.2K_0402_5%
DDPC_CTRLDATA AB49
DPC_CTRLDATA 28
AP48 LVDSB_CLK#
AP47 BE44 DPC_AUX#
LVDSB_CLK DDPC_AUXN DPC_AUX# 28
BD44 DPC_AUX
DDPC_AUXP DPC_AUX 28
4,12 XDP_DBRESET# 1 2 SYS_RST# T6 SYS_RESET# WAKE# J12 PCIE_WAKE#
PCIE_WAKE# 23,25 AY53 LVDSB_DATA#0 DDPC_HPD AV40 D PC_R
DPC_HPD 28
R223 0_0402_5% AT49 LVDSB_DATA#1 DPC_TXN0
AU52 LVDSB_DATA#2 DDPC_0N BE40 DPC_TXN0 28
41 VGATE VGATE M6 Y1 PM_CLKRUN# AT53 BD40 DPC_TXP0
SYS_PWROK CLKRUN# / GPIO32 PM_CLKRUN# 27,29,30,31 LVDSB_DATA#3 DDPC_0P DPC_TXP0 28

System Power Management


BF41 DPC_TXN1
DDPC_1N DPC_TXN1 28
29 PGD_IN 1 R1124 2 AY51 BH41 DPC_TXP1
LVDSB_DATA0 DDPC_1P DPC_TXP1 28
1K_0402_5% B17 AT48 BD38 DPC_TXN2
PWROK LVDSB_DATA1 DDPC_2N DPC_TXN2 28
09/5/18 HP AU50 BC38 DPC_TXP2
8/31 HP LVDSB_DATA2 DDPC_2P DPC_TXP2 28
SI, No82 AT51 BB36 DPC_TXN3
DPC_TXN3 28
LVDSB_DATA3 DDPC_3N DPC_TXP3
32 M_PWROK 1 2 K5 MEPWROK SUS_STAT# / GPIO61 P8 T130TPC12 DDPC_3P BA36 DPC_TXP3 28
R225 0_0402_5%
C +3VS DPD_CTRLCLK 19 C

1 2 AUXPWROK A10 LAN_RST# SUSCLK / GPIO62 F3 SUS_CLK


T26 TPC12
DAC_BLU AA52 CRT_BLUE DDPD_CTRLCLK U50 R1019 2.2K_0402_5%
R226 0_0402_5% DAC_GRN AB53 U52 R1020 2.2K_0402_5%
DAC_RED CRT_GREEN DDPD_CTRLDATA
AD53 CRT_RED DPD_CTRLDATA 19
PM_DRAM_PWRGD D9 E4
4 PM_DRAM_PWRGD DRAMPWROK SLP_S5# / GPIO63 SLP_S5# 28
09/2/5 HP BC46 DPD_C_AUX# C920 1 2 0.1U_0402_10V7K
DDPD_AUXN DPD_AUX# 19
37 RPGOOD R227 1 2 0_0402_5% V51 BD46 DPD_C_AUX C921 1 2 0.1U_0402_10V7K
18 CRT_DDC_CLK CRT_DDC_CLK DDPD_AUXP DPD_AUX 19
29 PM_RSMRST# 1 2 C16 H7 V53 AT38 D PD_R
RSMRST# SLP_S4# SLP_S4# 33,40 18 CRT_DDC_DATA CRT_DDC_DATA DDPD_HPD DPD_HPD 19
R228 10K_0402_5%
+3VALW R958 1 2 10K_0402_5% BJ40 DPD_C_TXN0 C922 1 2 0.1U_0402_10V7K
DDPD_0N DPD_TXN0 19
29 SUS_PW R_ACK M1 P12 Y53 BG40 DPD_C_TXP0 C923 1 2 0.1U_0402_10V7K
SUS_PWR_ACK / GPIO30 SLP_S3# SLP_S3# 25,29,32,33,35,38,39 18 CRT_HSYNC CRT_HSYNC DDPD_0P DPD_TXP0 19
Y51 BJ38 DPD_C_TXN1 C924 1 2 0.1U_0402_10V7K
18 CRT_VSYNC CRT_VSYNC DDPD_1N DPD_TXN1 19
4,12 PM_PWRBTN#_R BG38 DPD_C_TXP1 C925 1 2 0.1U_0402_10V7K
DDPD_1P DPD_TXP1 19

CRT
25,28,29 PWRBTN_OUT# 1 2 P5 K8 BF37 DPD_C_TXN2 C926 1 2 0.1U_0402_10V7K
PWRBTN# SLP_M# PM_SLP_M# 29,32,33 DDPD_2N DPD_TXN2 19
R229 0_0402_5% AD48 BH37 DPD_C_TXP2 C927 1 2 0.1U_0402_10V7K
DAC_IREF DDPD_2P DPD_TXP2 19
AB51 BE36 DPD_C_TXN3 C928 1 2 0.1U_0402_10V7K
CRT_IRTN DDPD_3N DPD_TXN3 19
29 AC_PRESENT P7 N2 BD36 DPD_C_TXP3 C929 1 2 0.1U_0402_10V7K
ACPRESENT / GPIO31 TP23 DDPD_3P DPD_TXP3 19
R230
IBEXPEAK-M_FCBGA1071
LOW_BAT_R A6 BJ10 1K_0402_0.5%
BATLOW# / GPIO72 PMSYNCH H_PM_SYNC 4

IBEX_R# F14 F6 PM_SLP_LAN#


RI# SLP_LAN# PM_SLP_LAN# 29,33,40

IBEXPEAK-M_FCBGA1071 DPB_R 1 2
R822 100K_0402_5%
D PC_R 1 2
R823 100K_0402_5%
D PD_R 1 2
VGATE 1 2 R824 100K_0402_5%
+3VS R224 10K_0402_5%
1 2
PM_CLKRUN# 1 2
B R232 10K_0402_5% C1050 0.1U_0402_16V4Z B

SI, No58 09/5/4 HP +3VALW


SYS_RST# 1 2
R234 @ 10K_0402_5%
LOW_BAT_R 1
R235
2
10K_0402_5%
SLP_S3# 1 2
R876 @ 10K_0402_5%
10/17 HP remove to P14 (close U5 L Place cloce to U5
PM_SLP_LAN# 1 2 SLP_S4# 1 2 L7 L8
R236 10K_0402_5% R877 @ 10K_0402_5% 0805CS-680XJLC_0805 0805CS-680XJLC_0805
IBEX_R# 1 2 SLP_S5# 1 2 DAC_RED 1 2 DAC_RED_R 1 2 RED_R 28
R909 10K_0402_5% R878 @ 10K_0402_5% L9 L10
PCIE_WAKE# 1 2 L7,L9,L11 are 39uH 0805CS-680XJLC_0805 0805CS-680XJLC_0805
R238 10K_0402_5% DAC_GRN 1 2 DAC_GRN_R 1 2 GREEN_R 28
AC_PRESENT 1 @ 2 L11 L12
R237 10K_0402_5% 0805CS-680XJLC_0805 0805CS-680XJLC_0805
09/5/18 HP DAC_BLU 1 2 DAC_BLU_R 1 2 BLUE_R 28

27P_0402_50V8J

27P_0402_50V8J

27P_0402_50V8J
SI, No82

R301

@
R302

@
R303

10P_0402_50V8J

10P_0402_50V8J

10P_0402_50V8J
@ 150_0402_1%

C283

C284

C285
C280

C281

C282
PV 1 1 1 1 1 1

1
150_0402_1%

150_0402_1%
@ @ @
2 2 2 2 2 2

2
A A

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(3/6)-DMI/GPIO/LVDS
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 14 of 47
5 4 3 2 1
5 4 3 2 1

U4E U4F
27 PCI_AD[0..31] 33_0402_5%
PCI_AD0 H40 AY9 33_0402_5%
PCI_AD1 AD0 NV_CE#0
N34 AD1 NV_CE#1 BD1 +3VS R239 1 2 10K_0402_5% PCH_XDP_GPIO0 Y3 BMBUSY# / GPIO0 CLKOUT_PCIE6N AH45 CLK_PCIE_LAN#_R 2 1 CLK_PCIE_LAN# 21
PCI_AD2 C44 AP15 12 PCH_XDP_GPIO0 AH46 CLK_PCIE_LAN_R 2 1
PCI_AD3 AD2 NV_CE#2 CLKOUT_PCIE6P CLK_PCIE_LAN 21
A38 AD3 NV_CE#3 BD8 42 OCP# C38 TACH1 / GPIO1 R218
PCI_AD4 C36 R220
PCI_AD5 AD4 RUNSCI_EC#
J34 AD5 NV_DQS0 AV9 29 RUNSCI_EC# D37 TACH2 / GPIO6
PCI_AD6 A40 BG8 AF48
AD6 NV_DQS1 CLKOUT_PCIE7N

MISC
PCI_AD7 D45 THERM_SCI# J32 AF47
AD7 4 THERM_SCI# TACH3 / GPIO7 CLKOUT_PCIE7P
PCI_AD8 E36 AP7
PCI_AD9 AD8 NV_DQ0 / NV_IO0 GPIO8
PCI_AD10
H48
E40
AD9 NV_DQ1 / NV_IO1 AP6
AT6
7/2/2009 HP 4 PCH_DDR_RST F10 GPIO8
1 2 +3VS
PCI_AD11 AD10 NV_DQ2 / NV_IO2 10K_0402_5% R242
C40 AD11 NV_DQ3 / NV_IO3 AT9 21,22 LAN_DIS# K9 LAN_PHY_PWR_CTRL / GPIO12 A20GATE U2 GATEA20 29
PCI_AD12 M48 BB1
PCI_AD13 AD12 NV_DQ4 / NV_IO4 GPIO15
M45 AD13 NV_DQ5 / NV_IO5 AV6 T7 GPIO15
D PCI_AD14 F53 BB3 D
PCI_AD15 AD14 NV_DQ6 / NV_IO6 PCH_XDP_GPIO16
M40 AD15 NV_DQ7 / NV_IO7 BA4 12 PCH_XDP_GPIO16 AA2 SATA4GP / GPIO16 CLKOUT_BCLK0_N / CLKOUT_PCIE8N AM3 CLK_CPU_BCLK# 4

NVRAM
PCI_AD16 M43 BE4
PCI_AD17 AD16 NV_DQ8 / NV_IO8 ALS_EN#
J36 AD17 NV_DQ9 / NV_IO9 BB6 20 ALS_EN# F38 TACH0 / GPIO17 CLKOUT_BCLK0_P / CLKOUT_PCIE8P AM1 CLK_CPU_BCLK 4
PCI_AD18 K48 BD6
PCI_AD19 AD18 NV_DQ10 / NV_IO10 W WAN_DET# PCH_PECI_R
F40 AD19 NV_DQ11 / NV_IO11 BB7 SI1 NO2424 WWAN_DET# Y7 SCLOCK / GPIO22 PECI BG10 1 2 R243 H_PECI 4

GPIO
PCI_AD20 C42 BC8 0_0402_5%
PCI_AD21 AD20 NV_DQ12 / NV_IO12 GPIO24 KB_RST#
K46 AD21 NV_DQ13 / NV_IO13 BJ8 09/4/10 HP H10 MEM_LED / GPIO24 RCIN# T1 KB_RST# 29
PCI_AD22 M51 BJ6
PCI_AD23 AD22 NV_DQ14 / NV_IO14 W W AN_TRANSMIT_OFF#
J52 AD23 NV_DQ15 / NV_IO15 BG6 24,25 W W AN_TRANSMIT_OFF# AB12 GPIO27 PROCPWRGD BE10 H_CPUPW RGD 4

CPU
PCI_AD24 K51
PCI_AD25 AD24 PCH_XDP_GPIO28 H_THERMTRIP#_L
L34 AD25 NV_ALE BD3 12 PCH_XDP_GPIO28 V13 GPIO28 THRMTRIP# BD10 1 2 H_THERMTRIP# 4
PCI_AD26 F42 AY6 54.9_0402_1% R244
AD26 NV_CLE

1
PCI_AD27 J40 STP_PCI# M11
AD27 8/31 HP STP_PCI# STP_PCI# / GPIO34
PCI_AD28 G46
PCI_AD29 AD28 @ SATA_CLKREQ# R245
F44 AD29 NV_RCOMP AU2 1 2 SATA_CLKREQ# V6 SATACLKREQ# / GPIO35
PCI_AD30 M47 R246 32.4_0402_1% 56_0402_5%
AD30

PCI
PCI_AD31 H36 AV7 PCH_XDP_GPIO36 AB7 BA22 T29 TPC12
12 PCH_XDP_GPIO36

2
AD31 NV_RB# SATA2GP / GPIO36 TP1
+VCCP
J50 AY8 PCH_XDP_GPIO37 AB13 AW22 T30 TPC12
27 PCI_CBE0# C/BE0# NV_WR#0_RE# 12,20 PCH_XDP_GPIO37 SATA3GP / GPIO37 TP2
27 PCI_CBE1# G42 C/BE1# NV_WR#1_RE# AY5
H47 28 DOCK_ID0 DOCK_ID0 V3 BB22 T31 TPC12
27 PCI_CBE2# C/BE2# SLOAD / GPIO38 TP3
27 PCI_CBE3# G34 C/BE3# NV_WE#_CK0 AV11 09/2/5 HP
BF5 +3VALW DOCK_ID1 P3 AY45
NV_WE#_CK1 28 DOCK_ID1 SDATAOUT0 / GPIO39 TP4 T32 TPC12
PCI_PIRQA# G38
PCI_PIRQB# PIRQA# CLK_PCIE_LAN_REQ#
H51 PIRQB# 21 CLK_PCIE_LAN_REQ# H3 PCIECLKRQ6# / GPIO45 TP5 AY46 T33 TPC12
PCI_PIRQC# B37 H18 USB20_N0
PIRQC# USBP0N USB20_N0 26
PCI_PIRQD# A44 J18 USB20_P0 CONN R485 1 2 10K_0402_5% F1 AV43 T34 TPC12
PIRQD# USBP0P USB20_P0 26 PCIECLKRQ7# / GPIO46 TP6
A18 USB20_N1
USBP1N USB20_N1 26
PCI_REQ0# F51 C18 USB20_P1 CONN GPIO48 AB6 AV45 T35 TPC12
REQ0# USBP1P USB20_P1 26 SDATAOUT1 / GPIO48 TP7
PCI_REQ1# A46 N20 USB20_N2
REQ1# / GPIO50 USBP2N USB20_N2 26
27 PCI_REQ2# PCI_REQ2# B45 P20 USB20_P2 CONN PCH_XDP_GPIO49 AA4 AF13 T36 TPC12
C REQ2# / GPIO52 USBP2P USB20_P2 26 12 PCH_XDP_GPIO49 SATA5GP / GPIO49 TP8 C
PCI_REQ3# M53 J20 USB20_N3
REQ3# / GPIO54 USBP3N USB20_N3 26
L20 USB20_P3 CONN W LAN_TRANSMIT_OFF# F8 M18 T37 TPC12
USBP3P USB20_P3 26 23 W LAN_TRANSMIT_OFF# GPIO57 TP9
TPC12 T112 PCI_GNT0# F48 F20 USB20_N4
GNT0# USBP4N USB20_N4 25
TPC12 T113 MODEM_DISABLE# K45 G20 USB20_P4 EXPRESS N18 T38 TPC12
GNT1# / GPIO51 USBP4P USB20_P4 25 TP10
PCI_GNT2# F36 A20
27 PCI_GNT2# GNT2# / GPIO53 USBP5N +3VS
PCI_GNT3# H53 C20 A4 AJ24 T39 TPC12
GNT3# / GPIO55 USBP5P VSS_NCTF_1 TP11
M22 A49

NCTF
USBP6N VSS_NCTF_2

RSVD
PCI_PIRQE# B41 N22 A5 AK41 T40 TPC12 NPCI_RST# R250 1 2 10K_0402_5%
27 PCI_PIRQE# PIRQE# / GPIO2 USBP6P VSS_NCTF_3 TP12
23 ODD_DET# ODD_DET# K53 B21 A50
PCI_PIRQG# PIRQF# / GPIO3 USBP7N VSS_NCTF_4 SATA_CLKREQ# R255 1
27 PCI_PIRQG# A36 PIRQG# / GPIO4 USBP7P D21 A52 VSS_NCTF_5 TP13 AK42 T41 TPC12 2 10K_0402_5%
ACCEL_INT# A48 H22 USB20_N8 A53
26 ACCEL_INT# PIRQH# / GPIO5 USBP8N USB20_N8 26 17 PCH_NCTF6 VSS_NCTF_6
J22 USB20_P8 Bluetooth B2 M32 T42 TPC12 PCH_XDP_GPIO49 R259 1 2 10K_0402_5%
USBP8P USB20_P8 26 17 PCH_NCTF7 VSS_NCTF_7 TP14
USB

K6 E22 USB20_N9 B4
23,27 PCI_RST# PCIRST# USBP9N USB20_N9 24 VSS_NCTF_8
F22 USB20_P9 WWAN B52 N32 T43 TPC12 SI1 NO24 W WAN_DET# R261 1 2 100K_0402_5%
USBP9P USB20_P9 24 VSS_NCTF_9 TP15
PCI_SERR# E44 A22 USB20_N10 B53 09/4/10 HP
27,29,31 PCI_SERR# SERR# USBP10N USB20_N10 31 VSS_NCTF_10
PCI_PERR# E50 C22 USB20_P10 Fingerprint BE1 M30 T44 TPC12 ALS_EN# R263 1 2 10K_0402_5%
27 PCI_PERR# PERR# USBP10P USB20_P10 31 VSS_NCTF_11 TP16
G24 USB20_N11 BE53
USBP11N USB20_N11 28 VSS_NCTF_12
H24 USB20_P11 DOCK BF1 N30 T45 TPC12 RUNSCI_EC# R266 1 2 10K_0402_5%
USBP11P USB20_P11 28 VSS_NCTF_13 TP17
PCI_IR DY# A42 L24 USB20_N12 BF53
27 PCI_IRDY# IRDY# USBP12N USB20_N12 20 VSS_NCTF_14
27 PCI_PAR H44 M24 USB20_P12
USB20_P12 20 USB Camera BH1 H12 T46 TPC12 SI1 NO45 delete R268
PCI_DEVSEL# PAR USBP12P USB20_N13 VSS_NCTF_15 TP18
27 PCI_DEVSEL# F46 DEVSEL# USBP13N A24 USB20_N13 28 BH2 VSS_NCTF_16
09/4/27 HP
PCI_FRAME# C46 C24 USB20_P13 DOCK BH52 AA23 T47 TPC12 PCH_XDP_GPIO16 R271 1 2 10K_0402_5%
27 PCI_FRAME# FRAME# USBP13P USB20_P13 28 VSS_NCTF_17 TP19
BH53 VSS_NCTF_18
PCI_LOCK# D49 BJ1 AB45 T48 TPC12 DOCK_ID0 R273 1 2 10K_0402_5%
PLOCK# 17 PCH_NCTF19 VSS_NCTF_19 NC_1
B25 USBRBIAS 1 2 BJ2
PCI_STOP# USBRBIAS# R247 22.6_0402_1% VSS_NCTF_20 DOCK_ID1 R275 1
27 PCI_STOP# D41 STOP# BJ4 VSS_NCTF_21 NC_2 AB38 T49 TPC12 2 10K_0402_5%
PCI_TRDY# C48 D25 Within BJ49
27 PCI_TRDY# TRDY# USBRBIAS VSS_NCTF_22
BJ5 AB42 T50 TPC12 GPIO48 R277 1 2 10K_0402_5%
M7 500 mils BJ50
VSS_NCTF_23 NC_3
PME# USB_OC#0 VSS_NCTF_24 STP_PCI# R962 1
OC0# / GPIO59 N16 USB_OC#0 12 BJ52 VSS_NCTF_25 NC_4 AB41 T51 TPC12 2 10K_0402_5%
D5 J16 USB_OC#1 BJ53
4,12,21,23,25,31 PLT_RST# PLTRST# OC1# / GPIO40 USB_OC#1 12 17 PCH_NCTF26 VSS_NCTF_26
F16 USB_OC#2 D1 T39 T52 TPC12
B OC2# / GPIO41 USB_OC#2 12 VSS_NCTF_27 NC_5 B
CLK_PCI_KBC_RN52 L16 USB_OC#3 D2
CLKOUT_PCI0 OC3# / GPIO42 USB_OC#3 12 VSS_NCTF_28 +3VALW
CLK_PCI_FB_R P53 E14 USB_OC#4 USB_OC#1 1 2 D53
CLKOUT_PCI1 OC4# / GPIO43 USB_OC#4 12 BT_OFF 26 VSS_NCTF_29
CLK_PCI_TPM_R P46 G16 USB_OC#5 R968 0_0402_5% E1 P6 T53 TPC12
CLKOUT_PCI2 OC5# / GPIO9 USB_OC#5 12 VSS_NCTF_30 INIT3_3V#
CLK_PCI_1394_RP51 F12 USB_OC#6 USB_OC#3 1 2 E53 W LAN_TRANSMIT_OFF# R252 1 2 10K_0402_5%
CLKOUT_PCI3 OC6# / GPIO10 USB_OC#6 12 FPR_OFF 31 VSS_NCTF_31
CLK_PCI_DB_P P48 T15 USB_OC#7 PCH_XDP_GPIO36 R970
1 0_0402_5%
2 C10 T54 TPC12
+3VS CLKOUT_PCI4 OC7# / GPIO14 USB_OC#7 12 NPCI_RST# 29,30 TP24
R971 0_0402_5% W W AN_TRANSMIT_OFF# R257 1 2 10K_0402_5%
RP28 USB_OC#5 1 2 ISO_PREP# 28 IBEXPEAK-M_FCBGA1071
PCI_PIRQE# 1 8 IBEXPEAK-M_FCBGA1071 USB_OC#6R1073
1 0_0402_5%
2 LED_LINK_LAN#_R 21,22 GPIO24 R260 1 2 10K_0402_5%
PCI_STOP# 2 7 USB_OC#7R1074
1 0_0402_5%
2 EXPRESS_CD# 25
PCI_PIRQD# 3 6 SI1 NO67 R1990 0_0402_5% GPIO15 R262 1 2 1K_0402_5%
4 5
R1026 1 2 47_0402_5% ISO_PREP# R264 1 2 10K_0402_5%
30 CLK_PCI_SIO
8.2K_0804_8P4R_5% PCI_GNT0# R249 1 @ 2 1K_0402_5%
RP5
29 CLK_PCI_KBC
R248 1 2 22_0402_5% CLK_PCI_KBC_R SI1 NO45 CLK_PCIE_LAN_REQ# R267 1 2 10K_0402_5%
PCI_REQ2# 1 8 09/4/27 HP MODEM_DISABLE# R254 1 @ 2 1K_0402_5%
PCI_REQ1# 2 7 R880 1 2 22_0402_5% USB_OC#0 R270 1 2 10K_0402_5%
23 CLK_PCI_DEBUG
PCI_FRAME# 3 6 delete R969 SI1 NO59
PCI_TRDY# 4 5 R251 1 2 22_0402_5% CLK_PCI_DB_P 09/5/4 HP USB_OC#2 R1117 1 2 10K_0402_5%
31 CLK_PCI_DB Boot BIOS Strap
13 CLK_PCI_FB
R253 1 2 22_0402_5% CLK_PCI_FB_R
8.2K_0804_8P4R_5% R258 1 2 22_0402_5% CLK_PCI_TPM_R PCI_GNT0# MODEM_DISABLE# Boot BIOS Location USB_OC#4 R959 1 2 10K_0402_5%
31 CLK_PCI_TPM 0 0 LPC*
RP6
PCI_IR DY# 1 8 0 1 Reserved(NAND) EXPRESS_CD# R960 1 2 10K_0402_5%
PCI_PERR# 2 7 R256 1 2 22_0402_5% CLK_PCI_1394_R 1 0 PCI
27 CLK_PCI_1394 1 1 SPI
PCI_DEVSEL# 3 6
C956

C957

C958

C959

C960

C961

C962

PCI_SERR# 4 5
1 1 1 1 1 1 1 PCH_XDP_GPIO28 R1075 1 2 10K_0402_5%
8.2K_0804_8P4R_5% @ @ @ @ @ @ @
RP8 LED_LINK_LAN#_R R1083 1 2 10K_0402_5%
PCI_REQ0# 1 8 1 2 09/2/5 HP
PCI_PIRQB# 2 2 2 2 2 2 2 R843 0_0402_5% +3VM_LAN
2 7
+3VS
47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

47P_0402_50V8J

ODD_DET# 3 6
PCI_REQ3# 4 5 RP7 +3VS SI1 NO29
A PCI_PIRQA# 1 8 LAN_DIS# R961 1 2 10K_0402_5% A
8.2K_0804_8P4R_5% THERM_SCI# 2 7
PCI_PIRQC# 3 6 09/4/10 HP
5

PCI_PIRQG# 4 5 U6 SI1 NO31


1 PLT_RST# GPIO8 R844 1 @ 2 0_0402_5%
P

PCI_GNT3# 8.2K_0804_8P4R_5% IN1


1 2 4 BUF_PLT_RST# 4 O
R282 @ 1K_0402_5% 2
IN2
G

RP9
A16 swap overide Strap/Top-Block ACCEL_INT# 1 8 @ SN74AHC1G08DCKR_SC70-5 Security Classification Compal Secret Data Compal Electronics, Inc.
3

Swap Override jumper PCI_LOCK# 2 7 2008/09/15 2009/12/31 Title


Low=A16 swap
Issued Date Deciphered Date
3 6 09/2/5 HP
PCI_GNT3# override/Top-Block 4 5 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(4/6)-PCI/USB/RSVD
Swap Override enabled Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
High=Default 8.2K_0804_8P4R_5% Custom LA-4902P 0.3
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 15 of 47

l.c
5 4 3 2 1

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

TPC12 TPC12 +3VS


T114 T115
+1.05VS L43

+1.05VM U4J POWER


+1.05VS U4G POWER 1 2

0.01U_0603_16V7K

10U_0805_6.3V6M
AB24 AE50 10UH_LB2012T100MR_20%_0805
VCCCORE[1] VCCADAC[1]

1U_0603_10V4Z

10U_0805_6.3V6M

0.1U_0402_16V4Z
AB26 VCCCORE[2]

C226

C227

C228

C229

C230
AP51 VCCACLK[1] VCCIO[5] V24 1 1 AB28 VCCCORE[3] 0.069A VCCADAC[2] AE52 1 1 1

1U_0402_6.3V6K
Item 145(Jason_20081126)
1 0.052A VCCIO[6] V26 AD26 VCCCORE[4]1.524A

CRT
AP53 VCCACLK[2] VCCIO[7] Y24 1 AD28 VCCCORE[5] VSSA_DAC[1] AF53
Y26 C232 AF26
VCCIO[8] 2 2 VCCCORE[6] 2 2 2

C231

VCC CORE
1U_0402_6.3V6K AF28 AF51
2 VCCCORE[7] VSSA_DAC[2]
AF23 VCCLAN[1] VCCSUS3_3[1] V28 AF30 VCCCORE[8]
2
A
0.344A VCCSUS3_3[2] U28 AF31 VCCCORE[9] A
+1.05A? AF24 VCCLAN[2] VCCSUS3_3[3] U26 AH26 VCCCORE[10]
PAD T55 VCCSUS3_3[4] U24 AH28 VCCCORE[11]
VCCSUS3_3[5] P28 AH30 VCCCORE[12]
1
C233
2
0.1U_0402_16V4Z
Y20 DCPSUSBYP VCCSUS3_3[6] P26 AH31 VCCCORE[13] 0.030A VCCALVDS AH38
VCCSUS3_3[7] N28 AJ30 VCCCORE[14]
VCCSUS3_3[8] N26 AJ31 VCCCORE[15] VSSA_LVDS AH39
AD38 VCCME[1] VCCSUS3_3[9] M28
M26 +3VALW
VCCSUS3_3[10] +1.05VS
AD39 L28 AP43 09/2/16 HP

USB
+1.05VM VCCME[2] VCCSUS3_3[11] VCCTX_LVDS[1]
VCCSUS3_3[12] L26 0.059AVCCTX_LVDS[2] AP45

0.1U_0402_16V4Z

0.1U_0402_16V4Z
AD41 J28 AT46

LVDS
VCCME[3] VCCSUS3_3[13] VCCTX_LVDS[3]

C234

C235
VCCSUS3_3[14] J26 1 1 AK24 VCCIO[24] VCCTX_LVDS[4] AT45

1U_0402_6.3V6K
AF43 VCCME[4] VCCSUS3_3[15] H28 T116
C236
1 VCCSUS3_3[16] H26
AF41 VCCME[5] 0.163AVCCSUS3_3[17] G28
2 2
BJ24 VCCAPLLEXP0.042A
VCCSUS3_3[18] G26 VCC3_3[2] AB34
AF42 VCCME[6] VCCSUS3_3[19] F28 TPC12
2 +3VS
1.998A VCCSUS3_3[20] F26 AN20 VCCIO[25] VCC3_3[3] AB35
SI1 NO37 V39 E28 AN22

HVCMOS
VCCME[7] VCCSUS3_3[21] VCCIO[26]

Clock and Miscellaneous


VCCSUS3_3[22] E26 AN23 VCCIO[27] VCC3_3[4] AD35 1 2
V41 C28 AN24 C238 0.1U_0402_16V4Z
VCCME[8] VCCSUS3_3[23] VCCIO[28]
22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

22U_0805_6.3V6M

1U_0402_6.3V6K

VCCSUS3_3[24] C26 AN26 VCCIO[29]


V42 VCCME[9] VCCSUS3_3[25] B27 AN28 VCCIO[30]
C976

C975

C239

C240

C241

1 1 1 1 1 VCCSUS3_3[26] A28 BJ26 VCCIO[31]


Y39 VCCME[10] VCCSUS3_3[27] A26 BJ28 VCCIO[32]
AT26 VCCIO[33]
Y41 U23 +1.05VS AT28
2 2 2 2 2 VCCME[11] VCCSUS3_3[28] VCCIO[34]
AU26 VCCIO[35]
Y42 V23 AU28 +1.8VS
VCCME[12] VCCIO[56] +1.05VS VCCIO[36]

1U_0402_6.3V6K

1U_0402_6.3V6K
AV26 VCCIO[37]

C243

C244
>1mA F24 ICH_V5REF_SUS 1 1 AV28 AT24
C242 V5REF_SUS VCCIO[38] VCCVRM[2]
AW26 VCCIO[39]
B 1 2 +VCCRTCEXT V9 AW28 B
DCPRTC VCCIO[40] +VCCP

DMI
0.1U_0402_16V4Z BA26 AT16
2 2 VCCIO[41] VCCDMI[1]
ICH_V5REF_RUN
BA28 VCCIO[42] 0.061A
0.035A >1mA V5REF K49 BB26 VCCIO[43] VCCDMI[2] AU16 1
C245
2
1U_0603_10V4Z
AU24 BB28
PCI/GPIO/LPC

+1.8VS VCCVRM[3] VCCIO[44]


BC26 VCCIO[45]
+3VS

PCI E*
0.072A VCC3_3[8] J38 BC28 VCCIO[46] +V_NVRAM_VCCQ

1U_0402_6.3V6K

1U_0402_6.3V6K

10U_0603_6.3V6M
BB51 VCCADPLLA[1] BD26 VCCIO[47]
+V1.05S_VCCA_A_DPL BB53 L38 BD28
VCCADPLLA[2] VCC3_3[9] VCCIO[48]

C247

C248

C249
1 1 1 1 BE26 VCCIO[49] VCCPNAND[1] AM16

0.1U_0402_16V4Z
0.073A M36 C246 BE28 AK16
VCC3_3[10] VCCIO[50] VCCPNAND[2]

C250
+V1.05S_VCCA_B_DPL BD51 0.357A 0.1U_0402_16V4Z BG26 AK20 1
VCCADPLLB[1] VCCIO[51] VCCPNAND[3]
BD53 VCCADPLLB[2] VCC3_3[11] N36 BG28 VCCIO[52] VCCPNAND[4] AK19
+1.05VS 2 2 2 2
BH27 VCCIO[53] 0.156A VCCPNAND[5] AK15
AH23 VCCIO[21] VCC3_3[12] P36 VCCPNAND[6] AK13
2
AJ35 VCCIO[22] AN30 VCCIO[54] VCCPNAND[7] AM12
1U_0402_6.3V6K

1U_0402_6.3V6K

1U_0402_6.3V6K

NAND / SPI
AH35 VCCIO[23] VCC3_3[13] U35 AN31 VCCIO[55] VCCPNAND[8] AM13
+3VS +3VS
C251

C252

C253

1 1 1 VCCPNAND[9] AM15
AF34 3.208A 0.1U_0402_16V4Z C932
VCCIO[2]
VCC3_3[14] AD13 1 2 1 2 AN35 VCC3_3[1]
AH34 C254 0.1U_0402_16V4Z
2 2 2 VCCIO[3]
+3VM
AF32 VCCIO[4] TPC12 T117
+1.8VS 1
R881
2
0_0402_5%
AT22 VCCVRM[1] 0.035A
VCCSATAPLL[1] AK3
1 2 +VCCSST V12 0.032A AK1 TPC12 T118 T119 TPC12 BJ18 6mA AM8
DCPSST VCCSATAPLL[2] VCCFDIPLL VCCME3_3[1]

0.1U_0402_16V4Z
0.1U_0402_16V4Z AM9
VCCME3_3[2]

C257
FDI
C255 +1.05VS AM23 0.085A AP11 1
VCCIO[1] VCCME3_3[3]
VCCME3_3[4] AP9
1 2 +V1.1A_INT_VCCSUS Y22
0.1U_0402_16V4Z DCPSUS
VCCIO[9] AH22
C256 2
IBEXPEAK-M_FCBGA1071
C +3VALW P18 AT20 C
VCCSUS3_3[29] VCCVRM[4] +1.8VS
1 2 0.2A@3. 3V U19
SATA

VCCSUS3_3[30] +1.05VS
PCI/GPIO/LPC

0.1U_0402_16V4Z AH19
C260 VCCIO[10]
U20 VCCSUS3_3[31]
VCCIO[11] AD20
1U_0402_6.3V6K

U22 VCCSUS3_3[32]
SI2 NO9
C261

VCCIO[12] AF22 1
+3VS +1.05VS
AD19 L5
0.4A@3. 3V VCCIO[13] +V1.05S_VCCA_A_DPL
1 2 V15 VCC3_3[5] VCCIO[14] AF20 1 2
0.1U_0402_16V4Z 2 10UH_LB2012T100MR_20%_0805
VCCIO[15] AF19 1
C262 V16 AH20 1 C263 SI1: No49
VCC3_3[6] VCCIO[16] C264 + 47U_B2_6.3V-M
Y16 AB19 1U_0402_6.3V6K 09/4/28 HP
VCC3_3[7] VCCIO[17]
VCCIO[18] AB20
+VCCP 2 2
VCCIO[19] AB22
AD22 +1.05VM
0.1A@1. 1V VCCIO[20]
AT18 V_CPU_IO[1]
4.7U_0603_6.3V6K

0.1U_0402_16V4Z

0.1U_0402_16V4Z

AA34 +PCH_VCC1_1_20 1 R290 2 0_0402_5%


CPU

VCCME[13] +5VALW +3VALW +5VS +3VS


C266

C267

C268

1 1 1 >1mA Y34 +PCH_VCC1_1_21 1 R291 2 0_0402_5% L6


VCCME[14] +PCH_VCC1_1_22 R292 0_0402_5% +V1.05S_VCCA_B_DPL
AU18 V_CPU_IO[2] VCCME[15] Y35 1 2 1 2
AA35 +PCH_VCC1_1_23 1 R293 2 0_0402_5%
VCCME[16]

2
10UH_LB2012T100MR_20%_0805 1 09/2/5 HP
2 2 2 C269 R294 D2 R295 D3
1
RTC

R296 1 2 0_0402_5% C270 + 47U_B2_6.3V-M 100_0402_1% 100_0402_1%


+RTCVCC
A12 VCCRTC 2mA 6mA VCCSUSHDA L30 +3VALW
HDA

1U_0402_6.3V6K CH751H-40PT_SOD323-2 CH751H-40PT_SOD323-2

1
2 mA@3.3V IBEXPEAK-M_FCBGA1071 2 2
1
1U_0402_6.3V6K

0.1U_0402_16V4Z

ICH_V5REF_SUS ICH_V5REF_RUN
C272

C273

1 1 C271 20 mils 20 mils


1U_0402_6.3V6K 1 1
D 2 C274 C275 D
1U_0402_6.3V6K 1U_0402_6.3V6K
2 2
2 2

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(5/6)-PWR
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 16 of 47
1 2 3 4 5
1 2 3 4 5

U4I U4H
AY7 VSS[159] VSS[259] H49 AB16 VSS[0]
B11 VSS[160] VSS[260] H5
B15 VSS[161] VSS[261] J24 AA19 VSS[1] VSS[80] AK30
B19 VSS[162] VSS[262] K11 AA20 VSS[2] VSS[81] AK31
B23 VSS[163] VSS[263] K43 AA22 VSS[3] VSS[82] AK32
B31 VSS[164] VSS[264] K47 AM19 VSS[4] VSS[83] AK34
B35 VSS[165] VSS[265] K7 AA24 VSS[5] VSS[84] AK35
B39 VSS[166] VSS[266] L14 AA26 VSS[6] VSS[85] AK38
B43 VSS[167] VSS[267] L18 AA28 VSS[7] VSS[86] AK43
B47 VSS[168] VSS[268] L2 AA30 VSS[8] VSS[87] AK46
A B7 L22 AA31 AK49 A
VSS[169] VSS[269] VSS[9] VSS[88]
BG12 VSS[170] VSS[270] L32 AA32 VSS[10] VSS[89] AK5
BB12 VSS[171] VSS[271] L36 AB11 VSS[11] VSS[90] AK8
BB16 VSS[172] VSS[272] L40 AB15 VSS[12] VSS[91] AL2
BB20 VSS[173] VSS[273] L52 AB23 VSS[13] VSS[92] AL52
BB24 VSS[174] VSS[274] M12 AB30 VSS[14] VSS[93] AM11
BB30 VSS[175] VSS[275] M16 AB31 VSS[15] VSS[94] BB44
BB34 VSS[176] VSS[276] M20 AB32 VSS[16] VSS[95] AD24
BB38 VSS[177] VSS[277] N38 AB39 VSS[17] VSS[96] AM20
BB42 VSS[178] VSS[278] M34 AB43 VSS[18] VSS[97] AM22
BB49 VSS[179] VSS[279] M38 AB47 VSS[19] VSS[98] AM24
BB5 VSS[180] VSS[280] M42 AB5 VSS[20] VSS[99] AM26
BC10 VSS[181] VSS[281] M46 AB8 VSS[21] VSS[100] AM28
BC14 VSS[182] VSS[282] M49 AC2 VSS[22] VSS[101] BA42
BC18 VSS[183] VSS[283] M5 AC52 VSS[23] VSS[102] AM30
BC2 VSS[184] VSS[284] M8 AD11 VSS[24] VSS[103] AM31
BC22 VSS[185] VSS[285] N24 AD12 VSS[25] VSS[104] AM32
BC32 VSS[186] VSS[286] P11 AD16 VSS[26] VSS[105] AM34
BC36 VSS[187] VSS[287] AD15 AD23 VSS[27] VSS[106] AM35
BC40 VSS[188] VSS[288] P22 AD30 VSS[28] VSS[107] AM38
BC44 VSS[189] VSS[289] P30 AD31 VSS[29] VSS[108] AM39
BC52 VSS[190] VSS[290] P32 AD32 VSS[30] VSS[109] AM42
BH9 VSS[191] VSS[291] P34 AD34 VSS[31] VSS[110] AU20
BD48 VSS[192] VSS[292] P42 AU22 VSS[32] VSS[111] AM46
BD49 VSS[193] VSS[293] P45 AD42 VSS[33] VSS[112] AV22
BD5 VSS[194] VSS[294] P47 AD46 VSS[34] VSS[113] AM49
BE12 VSS[195] VSS[295] R2 AD49 VSS[35] VSS[114] AM7
BE16 VSS[196] VSS[296] R52 AD7 VSS[36] VSS[115] AA50
BE20 VSS[197] VSS[297] T12 AE2 VSS[37] VSS[116] BB10
BE24 VSS[198] VSS[298] T41 AE4 VSS[38] VSS[117] AN32
BE30 VSS[199] VSS[299] T46 AF12 VSS[39] VSS[118] AN50
BE34 T49 Y13 AN52 +3VS
B VSS[200] VSS[300] VSS[40] VSS[119] B
BE38 VSS[201] VSS[301] T5 AH49 VSS[41] VSS[120] AP12
BE42 VSS[202] VSS[302] T8 AU4 VSS[42] VSS[121] AP42
BE46 VSS[203] VSS[303] U30 AF35 VSS[43] VSS[122] AP46

1
BE48 VSS[204] VSS[304] U31 AP13 VSS[44] VSS[123] AP49
BE50 U32 AN34 AP5 R297
VSS[205] VSS[305] VSS[45] VSS[124] CRACK_BGA 8,29
BE6 VSS[206] VSS[306] U34 AF45 VSS[46] VSS[125] AP8

6
BE8 P38 AF46 AR2 100K_0402_5%
VSS[207] VSS[307] VSS[47] VSS[126]
BF3 V11 AF49 AR52

2
VSS[208] VSS[308] VSS[48] VSS[127] Q7A
BF49 VSS[209] VSS[309] P16 AF5 VSS[49] VSS[128] AT11
BF51 V19 AF8 BA12 15 PCH_NCTF6 2 2N7002DWH_SOT363-6
VSS[210] VSS[310] VSS[50] VSS[129]
BG18 VSS[211] VSS[311] V20 AG2 VSS[51] VSS[130] AH48
BG24 V22 AG52 AT32

1
VSS[212] VSS[312] VSS[52] VSS[131]
BG4 VSS[213] VSS[313] V30 AH11 VSS[53] VSS[132] AT36
BG50 V31 AH15 AT41 +3VS
VSS[214] VSS[314] VSS[54] VSS[133]
BH11 VSS[215] VSS[315] V32 AH16 VSS[55] VSS[134] AT47
BH15 VSS[216] VSS[316] V34 AH24 VSS[56] VSS[135] AT7
BH19 VSS[217] VSS[317] V35 AH32 VSS[57] VSS[136] AV12

1
BH23 V38 AV18 AV16 CRACK_BGA
VSS[218] VSS[318] VSS[58] VSS[137] R298
BH31 VSS[219] VSS[319] V43 AH43 VSS[59] VSS[138] AV20
BH35 VSS[220] VSS[320] V45 AH47 VSS[60] VSS[139] AV24

3
BH39 V46 AH7 AV30 100K_0402_5%
VSS[221] VSS[321] VSS[61] VSS[140]
BH43 V47 AJ19 AV34

2
VSS[222] VSS[322] VSS[62] VSS[141] Q7B
BH47 VSS[223] VSS[323] V49 AJ2 VSS[63] VSS[142] AV38
BH7 V5 AJ20 AV42 15 PCH_NCTF7 5 2N7002DWH_SOT363-6
VSS[224] VSS[324] VSS[64] VSS[143]
C12 VSS[225] VSS[325] V7 AJ22 VSS[65] VSS[144] AV46
C50 V8 AJ23 AV49

4
VSS[226] VSS[326] VSS[66] VSS[145]
D51 VSS[227] VSS[327] W2 AJ26 VSS[67] VSS[146] AV5
E12 W52 AJ28 AV8 +3VS
VSS[228] VSS[328] VSS[68] VSS[147]
E16 VSS[229] VSS[329] Y11 AJ32 VSS[69] VSS[148] AW14
E20 VSS[230] VSS[330] Y12 AJ34 VSS[70] VSS[149] AW18
E24 VSS[231] VSS[331] Y15 AT5 VSS[71] VSS[150] AW2

1
E30 Y19 AJ4 BF9 CRACK_BGA
C VSS[232] VSS[332] VSS[72] VSS[151] R299 C
E34 VSS[233] VSS[333] Y23 AK12 VSS[73] VSS[152] AW32
E38 VSS[234] VSS[334] Y28 AM41 VSS[74] VSS[153] AW36

6
E42 Y30 AN19 AW40 100K_0402_5%
VSS[235] VSS[335] VSS[75] VSS[154]
E46 Y31 AK26 AW52

2
VSS[236] VSS[336] VSS[76] VSS[155] Q8A
E48 VSS[237] VSS[337] Y32 AK22 VSS[77] VSS[156] AY11
E6 Y38 AK23 AY43 15 PCH_NCTF19 2 2N7002DWH_SOT363-6
VSS[238] VSS[338] VSS[78] VSS[157]
E8 VSS[239] VSS[339] Y43 AK28 VSS[79] VSS[158] AY47
F49 Y46

1
VSS[240] VSS[340] IBEXPEAK-M_FCBGA1071 +3VS
F5 VSS[241] VSS[341] P49
G10 VSS[242] VSS[342] Y5
G14 VSS[243] VSS[343] Y6
G18 VSS[244] VSS[344] Y8

1
G2 P24 CRACK_BGA
VSS[245] VSS[345] R300
G22 VSS[246] VSS[346] T43
G32 VSS[247] VSS[347] AD51

3
G36 AT8 100K_0402_5%
VSS[248] VSS[348]
G40 AD47

2
VSS[249] VSS[349] Q8B
G44 VSS[250] VSS[350] Y47
G52 AT12 15 PCH_NCTF26 5 2N7002DWH_SOT363-6
VSS[251] VSS[351]
AF39 VSS[252] VSS[352] AM6
H16 AT13

4
VSS[253] VSS[353]
H20 VSS[254] VSS[354] AM5
H30 VSS[255] VSS[355] AK45
H34 VSS[256] VSS[356] AK39
H38 VSS[257] VSS[366] AV14
H42 VSS[258]
BGA Ball Cracking Prevention and Detection
IBEXPEAK-M_FCBGA1071

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
IBEX-M(6/6)-GND
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 17 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

CRT Connector
A A

+5VS +RCRT_VCC +CRTVDD


D4
F1 CH491D_SC59
1 2 2 1
W=40mils
1.1A_8V_SMD1812P110TF(HF)
1
Near to JP4 C276

VGA_BLUE_R 0.1U_0402_16V4Z
VGA_GRN_R 2
VGA_RED_R JP4
D _HSYNC VGA_GND 6
D_VS YNC L51 KC FBMA-L10-160808-600LMT 0603 11
1 2 VGA_RED_R 1 G 16
28 VGA_RED
1

1
D63 D64 D65 D66 D67 7 G 17
L52 KC FBMA-L10-160808-600LMT 0603 D_DDCDATA 12
1 2 VGA_GRN_R 2
28 VGA_GRN
8
L53 KC FBMA-L10-160808-600LMT 0603 13
DAN217GT146_SC59-3

DAN217GT146_SC59-3

DAN217GT146_SC59-3

DAN217GT146_SC59-3

DAN217GT146_SC59-3

1 2 VGA_BLUE_R 3
28 VGA_BLU
2

@ @ @ @ @ 9

R307

R308

R309
10P_0402_50V8J

10P_0402_50V8J

10P_0402_50V8J

10P_0402_50V8J

10P_0402_50V8J

10P_0402_50V8J
Close to JP4 9/11 14
+CRTVDD

C963

C964

C965

C277

C278

C279
1 1 1 1 1 1 4
10

2
B PV D_DDCCLK 15 B
R2002 5
2 2 2 2 2 2 0_0402_5%
SUYIN_070912FR015S229ZR
CONN@

1
75_0402_1%

75_0402_1%

75_0402_1%
VGA_GND

+5VS +5VS

C286 C287
0.1U_0402_16V4Z 0.1U_0402_16V4Z
1 2 1 2
5

U7
D_HSYNC 28
74AHCT1G125GW_SOT353-5
P

OE#

2 4 H SYNC R311 1 2 0_0603_5% D _HSYNC +CRTVDD +3VS


14 CRT_HSYNC A Y
G

U8
D_VSYNC 28
P

OE#
3

R313

R314

R315

R316
2 4 VS YNC R312 1 2 0_0603_5% D_VS YNC
14 CRT_VSYNC A Y

1
2.2K_0402_5%

2.2K_0402_5%

2.2K_0402_5%

2.2K_0402_5%
G

74AHCT1G125GW_SOT353-5
1 1
3

C C288 C289 C

2
2
5P_0402_50V8C 5P_0402_50V8C
just change part number 2 2
L Place cloce to VGA
because no footprint 28 D_DDCDATA 6 1 CRT_DDC_DATA 14
Q11A

5
2N7002KDWH_SOT363-6

layout note: D_HSYNC 28 D_DDCCLK 3 4 CRT_DDC_CLK 14


& D_VSYNC should be Q11B
routed to docking 2N7002KDWH_SOT363-6
connector then to VGA Place cloce to VGA
connector L

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
CRT Connector
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 18 of 47
1 2 3 4 5
5 4 3 2 1

D SI2 NO8 D

+3VS

NANOSMDC050F 0.5A 13.2V POLY-FUSE SDM10U45-7_SOD523-2


2

1
D75
R825
0_1206_5%
@

2
+DPA_3V

+3VS_DP
+3VS_DP

1
+1.5VS +3VS_DP

C897

0.1U_0402_16V4Z

C898

10U_0805_10V4Z
F2
1 1

2
0.01U_0402_16V7K

0.01U_0402_16V7K

0.1U_0402_16V4Z

1U_0402_6.3V6K

0.1U_0402_16V4Z

1U_0402_6.3V6K
C1014

C1015

C1016

C1018

C1017

C1019
1 1 1 1 1 1
JDP1 CONN@
2 2
20 DP_PWR
19 RTN
2 2 2 2 2 2 DPD_HPD_R 18 HP_DET
DPD_C_AUX_L# 17 AUX_CH-
16 GND
C DPD_C_AUX_L 15 C
AUX_CH+
14 GND
DCAD 13 24
DP_DATA3_N CA_DET GND
12 LANE3- GND 23

1
DPD_CTRLDATA 14 11 LANE3_shield GND 22
DPD_CTRLCLK 14 DP_DATA3_P 10 21
Add Pericom PI2EQXDP101 to DP port 6/30 R937 R938 DP_DATA2_N LANE3+ GND
9 LANE2-
DPD_AUX 14 5.1M_0402_5% 1M_0402_5% 8
DP_DATA2_P LANE2_shield
DPD_AUX# 14 7

2
DP_DATA1_N LANE2+
6 LANE1-
+1.5VS +3VS_DP +3VS 5
DPD_C_AUX_L DP_DATA1_P LANE1_shield
4 LANE1+
DPD_C_AUX_L# DPD_AUX DP_DATA0_N 3 LANE0-

2
2 LANE0_shield
R1987 R1988 DP_DATA0_P 1 LANE0+
100K_0402_5% 100K_0402_5%
MOLEX_105020-0001
U335 DPD_AUX#
37
36
35
34
33
32
31
30
29

1
VCC33
DDCSDA
DDCSCL

VDD15
AUXSRC+
AUXSRC-
AUX_SINK+
AUX_SINK-
GND

14 DPD_TXP0 DPD_TXP0 1 28 DP_C_DATA0_P C1026 1 2 0.1U_0402_10V7K DP_DATA0_P


Change connecting eDP to PCH DP 11/24
DPD_TXN0 D0+ D0+A DP_C_DATA0_N C1027 1 0.1U_0402_10V7K DP_DATA0_N
14 DPD_TXN0 2 D0- D0-A 27 2
14 DPD_TXP1 DPD_TXP1 3 26 DP_C_DATA1_P C1028 1 2 0.1U_0402_10V7K DP_DATA1_P
DPD_TXN1 D1+ D1+A DP_C_DATA1_N C1029 1 0.1U_0402_10V7K DP_DATA1_N
14 DPD_TXN1 4 D1- D1-A 25 2
5 VDD15 GND 24
14 DPD_TXP2 DPD_TXP2 6 23 DP_C_DATA2_PC1030 1 2 0.1U_0402_10V7K DP_DATA2_P
DPD_TXN2 D2+ D2+A DP_C_DATA2_NC1031 1 0.1U_0402_10V7K DP_DATA2_N
14 DPD_TXN2 7 D2- D2-A 22 2
8 GND VDD15 21
14 DPD_TXP3 DPD_TXP3 9 20 DP_C_DATA3_PC1032 1 2 0.1U_0402_10V7K DP_DATA3_P
B DPD_TXN3 D3+ D3+A DP_C_DATA3_NC1033 1 0.1U_0402_10V7K DP_DATA3_N B
14 DPD_TXN3 10 D3- D3-A 19 2
CAD_SINK
HPD_SINK
HPDSRC
VDD15

VDD15
GND
CAD

NC
11
12
13
14
15
16
17
18

PI2EQXDP101ZFEX_TQFN36

DPD_HPD_R
DCAD

DPD_HPD 14

A A

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Display Port Connector
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 19 of 47

l.c
5 4 3 2 1

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

+3VS +LCDVDD

47P_0402_50V8J

680P_0402_50V7K
C292

C293
1 1

1
C296 SI1 NO8
680P_0402_50V7K 09/3/9 HP
@

2
2 2

1 2 R1090
R2014 0_0805_5%
B+ DISP_OFF# 1 2 ENABLT
A INVPW R_B+ +5VKBL +5VS +5VS ENABLT 14 A
SI2303CDS-T1-E3_SOT23-3 2K_0402_5%

1
S

D
3 1 Q78
SI1 NO9 R324
100K_0402_1%

10K_0402_5%
@ 09/3/9 HP

1
+5VALW

47P_0402_50V8J
0.22U_0603_25V7K
Q96 SI2301CDS-T1-GE3_SOT23-3

R1077
C294
@

G
1

2
1

2
D14 LID_SW#

S
1 3

D
D13

C1054
@ C1053 4 2 USB20_P12_R
R2007 @ VIN IO1 LID_SW#
1U_0805_25V6K 2 1 LID_SW # 25,29

2
220K_0402_5% 2 USB20_N12_R

G
3 1

G
2

2
@ IO2 GND Q79 CH751H-40PT_SOD323-2

2
PRTR5V0U2X_SOT143-4 1 3 SSM3K7002F_SC59-3
8/31 HP

S
2
R2008 P/N change to SC300000P00, CM1293A-02SR
100K_0402_5% @

HP request 9/16
Key_Board_Light power Control
1

LCD/PANEL BD. CONN. Modify from HP 10/16


SI1 NO45
09/4/27 HP
+5VS

JEDP1 12,15 PCH_XDP_GPIO37 1 2 W EBCAM_ON


1 2 R329 0_0402_5%
5 MB_DP_DATA0_P 1 2 R3250_0402_5%
1 2

47P_0402_50V8J

0.01U_0402_16V7K

0.1U_0402_16V4Z

4.7U_0805_10V4Z
5 MB_DP_DATA0_N 3 3 4 4

2
5 5 6 6

C298

C299

C300

C301
B 7 8 1 L41 @ 2 R330 B
7 8 MB_DP_AUXP 5 1 2 USB20_P12 15 1 1 1 1
9 9 10 10 MB_DP_AUXN 5 100K_0402_5%
11 11 12 12
13 14 USB20_P12_R 4 3 @
14 INV_PWM USB20_N12 15

1
DISP_OFF# 13 14 USB20_N12_R 4 3 WCM-2012-900T_4P 2 2 2 2
15 15 16 16
15 ALS_EN# 17 17 18 18
C303

680P_0402_50V7K

1 +5VKBL 19 19 20 20 MB_DP_HPD 5 1 2
W EBCAM_ON 21 22 +5VS R3260_0402_5%
21 22
+3VS 23 23 24 24 INVPW R_B+
25 25 26 26
2
27 27 28 28
29 29 30 30
31 G1 G2 32
+LCDVDD
R912
1 2 0_0805_5% ACES_50238-03071-002

Change eDP LCD connector to 30pin for Coxial cable 9/13 LCD POWER CIRCUIT

C C

+LCDVDD +LCDVDD +3VS

1
Q15
R333 3 AP2301GN 1P_SOT23

S
1
100_0402_1%

G
2

2
R334 1 2 1M_0402_5%
SI1 NO45
09/4/27 HP

1
D
Q9 2 R335 1 2 47K_0402_5% C305 1 2 0.1U_0402_16V4Z
G
SSM3K7002F_SC59-3 S 1 1 1

3
C306 C307 C308 @
0.1U_0402_16V4Z 4.7U_0805_10V4Z 4.7U_0805_10V4Z

1
2 2 2

OUT
14 ENAVDD 2 IN Q16

GND
DTC124EKAT146_SC59-3

1
R336

3
MB_DP_AUXN 100K_0402_1%

MB_DP_AUXP

2
D D
1

1
1

R1027 R58 R50


100K_0402_5% R1028 100K_0402_5% 100K_0402_5%
@ 100K_0402_5%
@
2

Security Classification Compal Secret Data Compal Electronics, Inc.


2

+3VS
+3VS 2008/09/15 2009/12/31 Title
Issued Date Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
LCD CONN & Q-Switch & GPIO Ext.
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 20 of 47
1 2 3 4 5
1 2 3 4 5

From Power
R2013
+1.0VM_LAN 0_0603_5% +1.05VM_LAN
+3VM +3VM_LAN 1 2
R433 R429
0_0603_5% 0_0603_5%
A 1 2 1 2 A

0.1U_0402_16V4Z

10U_0805_10V4Z

22U_0805_6.3V6M
0.1U_0402_16V4Z
C492

C493
1 1 SI1 NO85

C488

C489
1 1
09/2/5 HP
2 2
2 2

SI, No61
09/5/4 HP
R1118 1 2 0_0402_5%
13 CLK_PCIE_LAN_REQ1#
U18

R928 1 @ 2 0_0402_5% 48 13
15 CLK_PCIE_LAN_REQ# CLK_REQ_N MDI_PLUS0 LAN_MDI0P 22
4,12,15,23,25,31 PLT_RST# R437 1 2 0_0402_5% PLT_RST#_LAN 36 14
PE_RST_N MDI_MINUS0 LAN_MDI0N 22

15 CLK_PCIE_LAN 44 PE_CLKP MDI_PLUS1 17 LAN_MDI1P 22


15 CLK_PCIE_LAN# 45 18

PCIE
PE_CLKN MDI_MINUS1 LAN_MDI1N 22

MDI
B B
SI, No78 C495 1
13 PCIE_PRX_DTX_P6 2 0.1U_0402_10V6K PCIE_PRX_DTX_P6_C 38 PETp MDI_PLUS2 20 LAN_MDI2P 22
C497 1 2 0.1U_0402_10V6K PCIE_PRX_DTX_N6_C 39 21
13 PCIE_PRX_DTX_N6 PETn MDI_MINUS2 LAN_MDI2N 22

13 PCIE_PTX_C_DRX_P6 41 PERp MDI_PLUS3 23 LAN_MDI3P 22


13 PCIE_PTX_C_DRX_N6 42 PERn MDI_MINUS3 24 LAN_MDI3N 22

R438 1 2 0_0402_5% LAN_SM_CLK 28 6

SMBUS
13 SML0CLK SMB_CLK VCT TRM_CT 22
R439 1 2 0_0402_5% LAN_SM_DAT 31
13 SML0DATA SMB_DATA
1 R440 1 2 3.01K_0402_1% +3VM_LAN
RSVD_VCC3P3_1 R441 1
RSVD_VCC3P3_2 2 2 3.01K_0402_1%
VDD3P3_IN 5
15,22 LAN_DIS# R442 1 2 0_0402_5% LAN_PHYPC_R 3 LAN_DISABLE_N +3.3VM_LAN_OUT
VDD3P3_OUT 4
1
15 +3.3VM_LAN_OUT_R 1 2
LANLINK_STATUS# VDD3P3_15 R443 0_0603_5% C503
22 LED_LINK_LAN# 26 LED0 VDD3P3_19 19
27 29 1U_0603_10V4Z

LED
R1078 1 LED1 VDD3P3_29 2
15,22 LED_LINK_LAN#_R 2 @ 0_0402_5% 25 LED2
LAN_ACT# 47 +1.0VM_LAN4 1 2
22,28 LAN_ACT# VDD1P0_47
46 R444 0_0603_5%
VDD1P0_46
09/2/5 HP TPC12 T61 32 JTAG_TDI VDD1P0_37 37
TPC12 T62 34

JTAG
R445 1 @ LAN_JTAG_TMS JTAG_TDO +1.0VM_LAN3
+3VM_LAN 2 10K_0402_5% 33 JTAG_TMS VDD1P0_43 43 1 2 +1.0VM_LAN
R447 1 @ 2 10K_0402_5% LAN_JTAG_TCK 35 R446 0_0603_5%
JTAG_TCK +1.0VM_LAN2
VDD1P0_11 11 1 2
R448 0_0603_5%
XTAL2 9 40
XTAL1 XTAL_OUT VDD1P0_40
10 XTAL_IN VDD1P0_22 22
VDD1P0_16 16
C 8 1 2 C
VDD1P0_8 R449 0_0603_5%
1 2 30 TEST_EN
R450 1K_0402_5%
1 2 12 7 LAN_CTRL_18 T124
R451 3.01K_0402_1% RBIAS CTRL_1P0 TPC12
VSS_EPAD 49

W G82577LM_QFN48P

DB2: No. 70

Add 10P for 200uW overdrive 2/2

1 2 XTAL2
C6 10P_0402_50V8J

25MHZ_18PF_X5H025000DI1H-H
Y5
1 2 XTAL1

2 2
C508 C509
33P_0402_50V8J 33P_0402_50V8J
1 1

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Intel 82566 Nineveh
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 21 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

+3VM_LAN

1 10K_0402_5%
R946
DB1 No76

JP6

2
+3VM_LAN_LED 13 Yellow LED+
21,28 LAN_ACT# LAN_ACT# R454 1 2 300_0603_5% 14 Yellow LED-
SHLD1 16
MDO3- 8
A PR4- A
1 2 DETECT PIN1 9
@ 680P_0402_50V7K C514 MDO3+ 7 PR4+
Add on 11/11.
MDO1- 6 PR2-
SI1 NO19
MDO2- 5
+3VM_LAN PR3-
MDO2+ 4 PR3+
MDO1+ 3 PR2+

1 10K_0402_5%
R455
MDO0- 2
Q80 PR1-
Add on 11/14. DETCET PIN2 10
SSM3K7002F_SC59-3 MDO0+ 1 PR1+
15

2
R1080 1 LED_LINK_LAN# SHLD1
2 0_0402_5%

S
15,21 LED_LINK_LAN#_R 1 3 +3VM_LAN_LED 11 Green LED+
28 LED_LINK_LAN_DOCK# 21 LED_LINK_LAN# LED_LINK_LAN# R457 1 2 300_0603_5% 12 Green LED-

G
2
FOX_JM36113-P1123-7F
LAN_DIS# 15,21 CONN@
1 2
@ 680P_0402_50V7K C517

SI1 NO17 09/2/5 HP

2
09/3/27 HP
D57
PJSOT05C_SOT23-3
@

1
B B

Item 141(Jason_20081126)

+3VM_LAN SI1 NO63

T63
2

LAN_MDI0P 12 13 MDO0+
21 LAN_MDI0P TD4- MX4- MDO0+ 28 +3VM_LAN +3VM_LAN_LED
R1004 @
0_0402_5%
20 mil 20 mil
@ LAN_MDI0N
21 LAN_MDI0N
1

D
R929 11 14 MDO0- R456 3 1
TD4+ 1:1 MX4+ MDO0- 28
1 2 75_0402_1%
21 TRM_CT

1
1 2 TRM_CTR 10 15 MCT0 C516 1 2 0.01U_0402_50V7K 1 2 Q22
0_0402_5% C515 1U_0402_6.3V6K TCT4 MCT4 AP2301GN 1P_SOT23

G
2
LAN_MDI1P 9 16 MDO1+ R460
21 LAN_MDI1P TD3- MX3- MDO1+ 28
SI1 NO26 100K_0402_5%
09/4/10 HP

1
LAN_MDI1N MDO1- R458 D
21 LAN_MDI1N 8 TD3+ 1:1 MX3+ 17 MDO1- 28
75_0402_1% 28 DOCK_ID 2 Q23
TRM_CTR 7 18 MCT1 C519 1 2 0.01U_0402_50V7K 1 2 G SSM3K7002F_SC59-3
TCT3 MCT3
S

3
LAN_MDI2P 6 19 MDO2+
C 21 LAN_MDI2P TD2- MX2- MDO2+ 28 C

LAN_MDI2N 5 20 MDO2- R459


21 LAN_MDI2N TD21+ 1:1 MX2+ MDO2- 28
75_0402_1%
TRM_CTR 4 21 MCT2 C521 1 2 0.01U_0402_50V7K 1 2
TCT2 MCT2
LAN_MDI3N 3 22 MDO3-
21 LAN_MDI3N TD1- MX1- MDO3- 28

LAN_MDI3P 2 23 MDO3+ R461


21 LAN_MDI3P TD1+ 1:1 MX1+ MDO3+ 28
75_0402_1%
TRM_CTR 1 24 MCT3 C523 1 2 0.01U_0402_50V7K 1 2 C524 1 2 1000P_1808_3KV7K
TCT1 MCT1
350uH_NS892402P

SI1 NO50
09/4/28 HP
TRM_CTR
0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1 1 1 1
C978

C979

C980

C981

2 2 2 2

D D

place 1 capacitor at each pin (1,4,7,10)

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Magnetic & RJ45
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 22 of 47
1 2 3 4 5
1 2 3 4 5

WLAN (Half mini Card)


Reserve for port80 card use for FCS in factory side. 10/17
DEG_FRAME# R464 1 2 0_0402_5%
LPC_LFRAME# 12,29,30,31
DEBUG_AD3 R465 1 2 0_0402_5% LPC_LAD3
LPC_LAD3 12,29,30,31
DEBUG_AD2 R466 1 2 0_0402_5% LPC_LAD2
+3V_WLAN +1.5VS LPC_LAD2 12,29,30,31
DEBUG_AD1 R467 1 2 0_0402_5% LPC_LAD1
LPC_LAD1 12,29,30,31
DEBUG_AD0 R468 1 2 0_0402_5% LPC_LAD0
LPC_LAD0 12,29,30,31
PCI_RST#_R R469 1 2 0_0402_5%
PCI_RST# 15,27

0.01U_0402_16V7K

0.1U_0402_16V4Z

4.7U_0805_10V4Z

0.01U_0402_16V7K

0.1U_0402_16V4Z

4.7U_0805_10V4Z
C525

C526

C883

C528

C529

C530
A A
1 1 1 1 1 1
+3V_WLAN
JP7
2 2 2 2 2 2 PCIE_WAKE#
14,25 PCIE_WAKE# 1 1 2 2
3 3 4 4
R471 1 @ 2 10K_0402_5% 5 6 +1.5VS
5 6 DEG_FRAME#
13 CLKREQ_WLAN# 7 7 8 8
9 10 DEBUG_AD3
CLK_PCIE_MCARD# 9 10 DEBUG_AD2
13 CLK_PCIE_MCARD# 11 11 12 12
13 CLK_PCIE_MCARD CLK_PCIE_MCARD 13 14 DEBUG_AD1
13 14 DEBUG_AD0
15 15 16 16
PCI_RST#_R 17 18
CLK_PCI_DEBUG 17 18 XMIT_D_OFF#
15 CLK_PCI_DEBUG 19 19 20 20
21 21 22 22 PLT_RST# 4,12,15,21,25,31
+3VALW R472 1 2 0_0402_5% PCIE_C_RXN4 23 24
13 PCIE_PRX_DTX_N4 23 24
0.1U_0402_10V6K R473 1 2 0_0402_5% PCIE_C_RXP4 25 26
13 PCIE_PRX_DTX_P4 25 26
27 27 28 28
29 29 30 30
1 10K_0402_5%

SI, No54 1 13 PCIE_PTX_C_DRX_N4 31 32


31 32
R474

09/5/4 HP C939 13 PCIE_PTX_C_DRX_P4 33 34


@ 33 34
35 35 36 36
SI, No76 +3V_WLAN 37 38
@ 2 37 38
39 40
2

3 S
Q24 39 40
G 41 41 42 42
29 MC2_DISABLE 1 R475 2 2 SI2305ADS-T1-GE3_SOT23-3 0_0402_5% 43 44 W L_LED#
43 44 W L_LED# 25
220K_0402_1% CL_CLK1 R924 2 1 CL_CLK1-R 45 46
+3V_WLAN 13 CL_CLK1 CL_DATA1 45 46
13 CL_DATA1
R925 2 1 CL_DATA1-R 47 47 48 48
CL_RST#1 R926 2 1 CL_RST1#-R 49 50
D 13 CL_RST1# 49 50
T64 TPC12 51 52
1

51 52
0_0402_5% 53 54
B 0_0402_5% GND1 GND2 B

XMIT_D_OFF# 2 1 FOXCONN AS0B226-S40N-7F 52P


W LAN_TRANSMIT_OFF# 15
D15 CH751H-40PT_SOD323-2 CONN@
Add to prevent leakage issue.

SATA HDD CONN. SATA ODD CONN.

SI, No62 Place caps.


09/5/4 HP
near ODD
JODD1 CONN@ CONN.
C
Place caps. C
1
near HDD GND
2 SATA_PTX_C_DRX_P1 0.01U_0402_16V7K 1 2 C198 SATA_PTX_DRX_P1
SATA_PTX_DRX_P1 12
TX+ SATA_PTX_C_DRX_N1 0.01U_0402_16V7K 1
CONN. TX- 3 2 C199 SATA_PTX_DRX_N1
SATA_PTX_DRX_N1 12
JHDD1 CONN@ 4
GND SATA_PRX_C_DTX_N1 0.01U_0402_16V7K 1
23 PTH GND 1 RX+ 5 2 C200 SATA_PRX_DTX_N1
SATA_PRX_DTX_N1 12
24 2 SATA_PTX_C_DRX_P0 0.01U_0402_16V7K 1 2 C185 SATA_PTX_DRX_P0 6 SATA_PRX_C_DTX_P1 0.01U_0402_16V7K 1 2 C202 SATA_PRX_DTX_P1
PTH A+ SATA_PTX_DRX_P0 12 RX- SATA_PRX_DTX_P1 12
3 SATA_PTX_C_DRX_N0 0.01U_0402_16V7K 1 2 C186 SATA_PTX_DRX_N0 7
A- SATA_PTX_DRX_N0 12 GND
25 NPTH GND 4
26 5 SATA_PRX_C_DTX_N0 0.01U_0402_16V7K 1 2 C187 SATA_PRX_DTX_N0
NPTH B- SATA_PRX_DTX_N0 12
6 SATA_PRX_C_DTX_P0 0.01U_0402_16V7K 1 2 C188 SATA_PRX_DTX_P0 8 R174 1 @ 2 0_0402_5%
B+ SATA_PRX_DTX_P0 12 DP ODD_DET# 15
GND 7 17 NPTH V5 9
16 NPTH V5 10 +5VS 1
11 C206 @
MD 0.1U_0402_16V4Z
3.3V 8 15 PTH GND 12
3.3V 9 14 PTH GND 13
2
3.3V 10
GND 11
+5VS TYCO_1735491-3
GND 12
13
Near CONN side.
GND +5VS
V5 14
Near CONN side.
10U_0805_10V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

V5 15
V5 16 +5VS
C193

C194

C195

C196

0.1U_0402_16V4Z

1U_0603_10V4Z

10U_0805_10V4Z

10U_0805_10V4Z
GND 17 1 1 1 1

C207

C208

C209

C210
RSVD 18 1 1 1 1
GND 19
V12 20
2 2 2 2
V12 21
2 2 2 2
V12 22
SANTA_192601-1_NR

D
Placea caps. near HDD CONN. D
Placea caps. near ODD CONN.

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
WLAN/ODD/HDD
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 23 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

SI1 NO77
WWAN (Full mini Card) 09/5/14 HP +3V_WWAN +3V_WWAN

Close to JP14
+3V_WWAN

0.01U_0402_16V7K

0.1U_0402_16V4Z

4.7U_0805_10V4Z
C545

39P_0402_50V8J

C546

39P_0402_50V8J

C547

39P_0402_50V8J

C542

C543

C544
1 1 1
1 1 1
JP9 CONN@
1 1 2 2
2 2 2
3 3 4 4
2 2 2
5 5 6 6
7 8 UIM_PWR
7 8 UIM_DATA
9 9 10 10
11 12 UIM_CLK
A 11 12 UIM_RST A
13 13 14 14
15 16 UIM_VPP
15 16
T65 TPC12 17 17 18 18
T66 TPC12 19 20 M_WXMIT_OFF#
19 20
21 21 22 22 09/4/10 HP
23 23 24 24 SI1 NO24
25 26 W WAN_DET#
25 26 WWAN_DET# 15
27 27 28 28
29 30 U21 @
29 30
31 31 32 32 SI1 NO10 1 CH1 CH4 6
33 34 +3VALW 09/3/9 HP
33 34
35 35 36 36 USB20_N9 15 09/4/27 HP 2 Vn Vp 5 +3V_WWAN
37 37 38 38 USB20_P9 15
39 39 40 40 3 CH2 CH3 4
+3V_WWAN 41 42 W W _LED#
41 42 W W _LED# 25

2
43 44 S DIO(BR) NUP4301MR6T1 TSOP-6 +3V_WWAN
43 44 R1091
45 45 46 46
47 47 48 48
49 50 10K_0402_5% D16 @
49 50 JP10 CONN@
T67 TPC12 51 52 3

1
51 52 UIM_PWR
change part number 4 GND VCC 1 1
53 54 UIM_VPP 5 2 UIM_RST 2
GND1 GND2 @ UIM_DATA VPP RST UIM_CLK
6 I/O CLK 3

3
S
D17 FOXCONN AS0B226-S40N-7F 52P R1106 Q70 7 1 DAN217GT146_SC59-3
G DET

C548

18P_0402_50V8J
15,25 W W AN_TRANSMIT_OFF# 1 2 M_WXMIT_OFF# 29 MC1_DISABLE 1 2 2 SI2305ADS-T1-GE3_SOT23-3
220K_0402_1%

4.7U_0805_10V4Z

0.1U_0402_16V4Z
CH751H-40PT_SOD323-2 @
+3V_WWAN +3VS 2

C549

C550
1 D GND 8 1 1
C969 9

1
GND

1
0.1U_0402_10V6K @
R1092
@ R491
2 7W 2 1 47K_0402_5% 2 2
B +3VALW B
@

2
0_0805_5% TAITW_PMPAT6-06GLBS7N14N0

UIM_PWR

NAND

C C

+V_NVRAM_VCCQ

R495 1 2 0_0603_5% +1.8VS

+3VS

R1089 1 2
10K_0402_5%

12 NAND_DET#

Move these parts near PCH


8/31 HP

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
WWAN/NAND
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 24 of 47
1 2 3 4 5
1 2 3 4 5

+5VALW
AUDIO BOARD CONNECTOR (MALE) INT_KBD CONN.
+3VS JP5
USB20_N4 1 2 +3VS
15 USB20_N4 1 2
USB20_P4 3 4
15 USB20_P4 3 4 KSO[0..13]
EXPRESS_CD# 5 6
15 EXPRESS_CD# 5 6 LINE_IN_SENSE 28 29 KSO[0..13]

1
7 7 8 8 DOCK_HPS# 28
R932 9 10 KSI[0..7]
9 10 DOCK_LINE_IN_L 28 29 KSI[0..7]
47K_0402_5% PCIE_WAKE# 11 12
14,23 PCIE_WAKE# 11 12 DOCK_LINE_IN_R 28
CLKREQ_EXP# 13 14
2009/04/24 SI-1 13 CLKREQ_EXP# 13 14 DLINE_OUT_L 28
13 CLK_PCIE_EXP# CLK_PCIE_EXP# 15 16 JP36 CONN@
DLINE_OUT_R 28

2
2009/08/30 HP PV CLK_PCIE_EXP 15 16 KSO11 KSO11 CP2 @
13 CLK_PCIE_EXP 17 17 18 18 1 1 2 2
R1111 PCIE_PRX_DTX_N2 19 20 KSO0 3 4 KSO0 CP1 @ KSI_D_14 1 8
13 PCIE_PRX_DTX_N2 19 20 HDA_BIT_CLK_CODEC 12 3 4
WL_LED# 1 2 0_0402_5% WL/BT_LED# PCIE_PRX_DTX_P2 21 22 KSO2 5 6 KSO2 KSO11 1 8 KSI_D_8 2 7
23 WL_LED# 13 PCIE_PRX_DTX_P2 21 22 HDA_SDOUT_CODEC 12 5 6
13 PCIE_PTX_C_DRX_N2 PCIE_PTX_C_DRX_N2 23 24 KSO5 7 8 KSO5 KSO0 2 7 KSI_D_12 3 6
A 23 24 HDA_SDIN0 12 7 8 A
13 PCIE_PTX_C_DRX_P2 PCIE_PTX_C_DRX_P2 25 26 KSI_D_14 9 10 KSI_D_14 KSO2 3 6 KSI_D_10 4 5
25 26 HDA_SYNC_CODEC 12 9 10

3
14,29,32,33,35,38,39 SLP_S3# SLP_S3# 27 28 KSI_D_8 11 12 KSI_D_8 KSO5 4 5
27 28 HDA_RST#_CODEC 12 11 12
4,12,15,21,23,31 PLT_RST# PLT_RST# 29 30 KSI_D_12 13 14 KSI_D_12 100P_1206_8P4C_50V8K
29 30 HDA_SPKR 12 13 14
Q63B 31 32 KSI_D_10 15 16 KSI_D_10 100P_1206_8P4C_50V8K
2N7002DWH_SOT363-6 31 32 SI, No53 KSI_D_0 15 16 KSI_D_0
15,24 WWAN_TRANSMIT_OFF# 5 +1.5VS 33 33 34 34 +3VALW 17 17 18 18
SI, No53 KSI_D_4 KSI_D_4 CP3 @ CP4 @
29 A_SD# 35 35 36 36 MUTE_LED_CNTL 2909/5/4 HP 19 19 20 20
27 SDDATA1_MSDATA0 37 38 0211 EMI KSI_D_2 21 22 KSI_D_2 KSI_D_0 1 8 KSI_D_3 1 8

4
R1112 37 38 KSI_D_1 21 22 KSI_D_1 KSI_D_4 KSO3
09/5/4 HP 27 SDDATA1_MSDATA1 39 39 40 40 23 23 24 24 2 7 2 7

6
WW_LED# 1 2 0_0402_5% 41 42 HDD_HALTLED KSI_D_3 25 26 KSI_D_3 KSI_D_2 3 6 KSO8 3 6
24 WW_LED# 27 SDDATA2_MSDATA2 41 42 HDD_HALTLED 12 25 26
43 44 SATA_LED# KSO3 27 28 KSO3 KSI_D_1 4 5 KSO4 4 5
27 SDDATA3_MSDATA3 43 44 SATA_LED# 12,28 27 28
Q63A 45 46 AMBER_BATLED# KSO8 29 30 KSO8
27 MMC_D4 45 46 AMBER_BATLED# 29 29 30
2 2N7002DWH_SOT363-6 47 48 AQUAWHITE_BATLED# KSO4 31 32 KSO4 100P_1206_8P4C_50V8K 100P_1206_8P4C_50V8K
26 BT_LED 27 MMC_D5 47 48 AQUAWHITE_BATLED# 12,29 31 32
49 50 WL/BT_LED# KSO7 33 34 KSO7
27 MMC_D6 49 50 33 34
51 52 STB_LED# KSO6 35 36 KSO6 CP5 @ CP6 @
27 MMC_D7 STB_LED# 28

1
51 52 KSO10 35 36 KSO10 KSO7 KSI_D_5
27 SDCLK_MMCCLK 53 53 54 54 +3VL 37 37 38 38 1 8 1 8
27 SD_MMC_CMD 55 56 KSO1 39 40 KSO1 KSO6 2 7 KSI_D_6 2 7
55 56 KSI_D_5 39 40 KSI_D_5 KSO10 KSI7
27 SD_WP 57 57 58 58 IEEE1394_TPBN0 27 41 41 42 42 3 6 3 6
59 60 KSI_D_6 43 44 KSI_D_6 KSO1 4 5 KSI_D_13 4 5
27 SDPWR0_MSPWR_XDPWR 59 60 IEEE1394_TPBP0 27 43 44
BT_LED R933 1 2 100K_0402_5% 61 62 KSI7 45 46 KSI7
27 SD_CARD_DET# 61 62 45 46
63 64 KSI_D_13 47 48 KSI_D_13 100P_1206_8P4C_50V8K 100P_1206_8P4C_50V8K
63 64 IEEE1394_TPAN0 27 47 48
65 66 KSI_D_11 49 50 KSI_D_11
65 66 IEEE1394_TPAP0 27 49 50
WL_LED# R934 1 @ 2 100K_0402_5% +5VS 67 68 KSI_D_9 51 52 KSI_D_9 CP7 @
67 68 KSO9 51 52 KSO9 KSI_D_11
53 53 54 54 1 8
KSO12 55 56 KSO12 KSI_D_9 2 7
KSO13 55 56 KSO13 KSO9
69 GND GND 70 57 57 58 58 3 6
Change schematic for Gobi2 WWAN off of LED issue 9/13 1 R1084 2 0_0402_5% 59 60 KSO12 4 5
E&T_1000-F68E-04R 59 60
61 63 100P_1206_8P4C_50V8K
GND1 GND3
CONN@ 62 GND2 GND4 64

HIROSE FH12HP-30S-1SV 55 30P

B B

+3VS D23
MDC 1.5 Conn. D24
2 KSI_D_0 KSI3 1
2 KSI_D_3

JP21
CONN@ ACES_88020-12101_12P
T/P BOARD. KSI0 1
3 KSI_D_8
3 KSI_D_11

1 1 DAP202UGT106_SC70-3
HDA_SDOUT_MDC 2 2 DB2: No. 80 DAP202UGT106_SC70-3 D25
12 HDA_SDOUT_MDC 3 3 4 4
5 5 6 6
SI2 No 5 D26 2 KSI_D_4
HDA_SYNC_MDC 7 7 2 KSI_D_1 KSI4 1
12 HDA_SYNC_MDC 8 8 +5VS
12 HDA_SDIN1 1 2 HDA_SDIN1_MDC 9 9 10 10
KSI1 1 3 KSI_D_12
R593 33_0402_5% 11 11 R594 2 0_0402_5% KSI_D_9
12 HDA_RST#_MDC 12 12 1 HDA_BIT_CLK_MDC 12
JP25
3
DAP202UGT106_SC70-3
1 2 8 7 DAP202UGT106_SC70-3 D27
GND
GND
GND
GND
GND
GND

C685 DB2: No. 70 8 7 D28


29 TP_DATA 6 6 5 5 2 KSI_D_5
@ 10P_0402_50V8J
29 TP_CLK 4 4 3 3 2 KSI_D_2 KSI5 1
2 1 KSI2 1 3 KSI_D_13
13
14
15
16
17
18

2 1 KSI_D_10
3
ACES_85203-04021 DAP202UGT106_SC70-3
CONN@ DAP202UGT106_SC70-3 D29
+3VS 2 KSI_D_6
+5VS KSI6 1
D23~D29 3 KSI_D_14
change HF P/N

2
C682

1000P_0402_50V7K

C683

0.1U_0402_16V4Z

C684

4.7U_0805_10V4Z
1 did not link database DAP202UGT106_SC70-3
1 1 1 C689 D32
0.1U_0402_16V4Z PACDN042Y3R_SOT23-3
2 @
@
2 2 2

1
C C

CAP SWITCH BOARD. SI No. 23 Power Button TrackPoint CONN.


+VREG3_51125
+VREG3_51125 +3VL +5VS
+3VL +3VS 8/31 HP +3VS
1
1000P_0402_50V7K 0.1U_0603_50V4Z C688
2 1 1 2 0.1U_0402_16V4Z

1
R590 5.1K_0402_5%

R591 5.1K_0402_5%

R596
C888 C889 100K_0402_5% 2 +5VS DB2: No. 80
1

DB2: No. 71 SW1 @


JP37 TJG-533-V-T/R_6P JP24
2 1 1 2

2
2 1 1 2
4 4 3 3 3 1 3 3 4 4 SP_DATA 29
29 CAP_RST_EC 6 5 CAP_RST_EC ON/OFF# 1 2 5 6
ON/OFFBTN_KBC# 29 29 SP_CLK
2

WL/BT_LED# 6 5 WL/BT_LED# R597 5 6


8 8 7 7 4 2 7 7 8 8
10 9 47_0402_5% +3VALW 9 10
10 9 1 9 10
13,29 CAP_CLK 12 11 CAP_CLK 11 12
5
6

12 11 CAP_DAT C690 11 12
13,29 CAP_DAT 14 14 13 13
29 CAP_INT 16 15 CAP_INT 1U_0603_10V4Z 1 2 ACES_87153-08011
16 15 2 R598 @ 100K_0402_5% CONN@
18 18 17 17
20 19 STB_LED# D31 @
28 STB_LED# 20 19
ON/OFF# 22 21 ON/OFF# 1 2
22 21 PWRBTN_OUT# 14,28,29
1
10K_0402_5%
R592

LID_SW# 24 23 LID_SW#
20,29 LID_SW# 24 23
D CH751H-40PT_SOD323-2 D
SI1 NO66 ACES 85203-12021 12P P1.0 ON/OFF# 28
CONN@ 7/20 HP
Please Put this switch at TOP side & will remove after DB2
2

DAN217GT146_SC59-3

DAN217GT146_SC59-3

D74 D73
1

@ @
+3VL SW1 just change P/N
to SN100000W10 for HF part
Security Classification Compal Secret Data Compal Electronics, Inc.
1

+3VL R1986 2008/09/15 2009/12/31 Title


Issued Date Deciphered Date
2

100K_0402_1%
MDC/KBD/ON_OFF/LID

om
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
6/30 HP AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
2

LA-4902P 0.3

l.c
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

ai
Date: Wednesday, December 09, 2009 Sheet 25 of 47

tm
1 2 3 4 5

ho
f@
in
xa
he
1 2 3 4 5

+5VALW +5VALW USB_VCCA

1
R601

U30
10K_0402_5%
BT Connector ACCELEROMETER

2
1 8 W=100mils JP27
GND OUT
2 IN OUT 7 1 1

150U_B2_6.3VM_R35M
3 6 USB20R_N0 2
SLP_S4 IN OUT USB20R_P0 2 JP26
33 SLP_S4 4 EN# OC# 5 3 3

0.1U_0402_16V4Z

1000P_0402_50V7K
1 1 4 4 1 1 +3VAUX_BT Make sure the parts ODM number isHP302DLTR8-MBD 10/17 +3VS_ACL

C694

C695
UP7534BRA8-15 MSOP 8P 1 1 5 2
C692 + GND 2 USB20_P8_R R599 1 0_0402_5%
6 GND 3 3 2 USB20_P8 15
4.7U_0805_10V4Z (2A,100mils ,Via NO.=4) 7 4 USB20_N8_R R600 1 2 0_0402_5%
A 2 GND 4 USB20_N8 15 A
C693 8 5
2 2 2 GND 5 BT_LED 25

0.1U_0402_16V4Z

10U_0805_6.3V6M
GND 6
+3VS +3VS_ACL +3VS_ACL_IO

C702

C703
CONN@ SUYIN 020133MR004S536ZL 4P 7 USB20_N8 USB20_P8
GND

3
DB1 NO74 1 1
ACES_87212-05G0 SI1 NO75
CONN@

D58 2 2
USB_VCCA USB_VCCB USB_VCCA
J1 @ PJDLC05H_SOT23-3 U32
1 2 D33 LIS302DL
4 2 USB20R_P0 +3VALW +3VAUX_BT

1
VIN IO1
PAD-SHORT 2x2m +3VS_ACL_IO 1 VDD_IO
+5VALW +5VALW USB_VCCB USB20R_N0 3 1 Q33 6 2
IO2 GND +3VS_ACL VDD GND
GND 4

S
PRTR5V0U2X_SOT143-4

D
3 1 15 ACCEL_INT# 8 INT 1 GND 5
9 INT 2 GND 10

C696

C697
P/N change to SC300000P00, CM1293A-02SR AP2301GN 1P_SOT23
R604

G
12

2
SDO

1
10K_0402_5% 13
4,9,10,11,13 SMB_DATA_S3 SDA / SDI / SDO

1
SI2 NO9 R602 1 1 4,9,10,11,13 SMB_CLK_S3 14 SCL / SPC
U31 @ 10K_0402_5% R2003 3 +3VS_ACL

2
JP28 R607 2 RSVD
1 GND OUT 8 W=100mils +3VS_ACL 1 10K_0402_5% 7 CS RSVD 11
2 7 1

2
IN OUT 1 470_0402_5% 2 2

150U_B2_6.3VM_R35M
3 6 USB20R_N1 2 HP302DLTR8_LGA14_3X5

2
IN OUT 2

0.1U_0402_16V4Z

10U_0805_10V4Z
SLP_S4 4 5 USB20R_P1 3 Must be placed in the center of the system.
EN# OC# 3 L

0.1U_0402_16V4Z

1000P_0402_50V7K
1 1 4 R603
4

C700

C701
UP7534BRA8-15 MSOP 8P 1 1 5 15 BT_OFF 1 2
C698 + GND 220K_0402_5%
6 GND Change U30 part description from

1
4.7U_0805_10V4Z Q94 D
2
(2A,100mils ,Via NO.=4) 7 GND LIS302DLTR LGA to HP302DLTR8 as HP
C699 8 2
2 2 2 GND G change list. 12/03
CONN@ SUYIN 020133MR004S536ZL 4P SSM3K7002FU_SC70-3 S

3
@

B B

USB_VCCB
@ 1 2
15 USB20_P0
D34 R1991
0_0402_5%
4 2 USB20R_P1
VIN IO1
USB20R_N1 3 1 1 L331 @ 2 USB20R_P0
IO2 GND 1 2
+5VALW +5VALW USB_VCCD PRTR5V0U2X_SOT143-4
4 4 3 3
P/N change to SC300000P00, CM1293A-02SR WCM-2012-900T_4P
1

1 2 USB20R_N0
15 USB20_N0
R1008 R1992
0_0402_5%
10K_0402_5%
15 USB20_P1 1 2
U62 R1993
0_0402_5%
2

1 8 W=100mils JP39
GND OUT
2 IN OUT 7 1 1
150U_B2_6.3VM_R35M

3 6 USB20R_N3 2 1 L332 @ 2 USB20R_P1


IN OUT 2 1 2
0.1U_0402_16V4Z

1000P_0402_50V7K

SLP_S4 4 5 USB20R_P3 3
EN# OC# 3
1 1 4 4
C943

C944

C941 UP7534BRA8-15 MSOP 8P 5 4


+
1 1 GND 4 3 3
WCM-2012-900T_4P
6 GND
4.7U_0805_10V4Z (2A,100mils ,Via NO.=4) 7
2 C942 GND USB20R_N1
8 GND 15 USB20_N1 1 2
2 2 2 R1994
0_0402_5%
CONN@ SUYIN 020133MR004S536ZL 4P
15 USB20_P3 1 2
R1995
0_0402_5%

USB_VCCD
@ 1 L333 @ 2 USB20R_P3
D62 1 2
4 2 USB20R_P3
VIN IO1
4 4 3 3
USB20R_N3 3 1 WCM-2012-900T_4P
C IO2 GND C

PRTR5V0U2X_SOT143-4 1 2 USB20R_N3
15 USB20_N3
P/N change to SC300000P00, CM1293A-02SR R1996
0_0402_5%

EMI 7/22

Change TI to Pericom PI3EQX4951ST_PEND


ESATA function And add 1.5 power rail option 6/30
+3VS_1.5VS

SI1 No72 +5VALW +5VALW USB_VCCC SATA Redriver


09/5/14 HP C1007, C1008 near JP29
E-SATA CONN.
1

U68
C1005, C1006 near U4

20

10

16

6
R606
10K_0402_5%

VDD18

VDD18

VDD18

VDD18
12 SATA_PTX_DRX_P4 0.01U_0402_16V7K 1 2 C1003 SATA_PTX_DRX_P4_R 1 AI+ AO+ 15 SATA_PTX_C_DRX_P4_RC1007 1 2 0.01U_0402_16V7KSATA_PTX_C_DRX_P4
U33
2

1 GND OUT 8 W=100mils JP29 CONN@ 12 SATA_PTX_DRX_N4 0.01U_0402_16V7K 1 2 C1004 SATA_PTX_DRX_N4_R 2 AI- AO- 14 SATA_PTX_C_DRX_N4_RC1008 1 2 0.01U_0402_16V7KSATA_PTX_C_DRX_N4
2 7 1 USB
IN OUT VBUS
150U_B2_6.3VM_R35M

3 6 USB20R_N2 2 SATA_PRX_C_DTX_P4 0.01U_0402_16V7K 2 1 C1010 SATA_PRX_C_DTX_P4_R 11 5 SATA_PRX_DTX_P4_R C1005 2 1 0.01U_0402_16V7K


IN OUT D- BI+ BO+ SATA_PRX_DTX_P4 12
0.1U_0402_16V4Z

1000P_0402_50V7K

SLP_S4 4 5 USB20R_P2 3
EN# OC# D+ SATA_PRX_C_DTX_N4 0.01U_0402_16V7K 2
1 1 4 GND 1 C1009 SATA_PRX_C_DTX_N4_R 12 BI- BO- 4 SATA_PRX_DTX_N4_R C1006 2 1 0.01U_0402_16V7K SATA_PRX_DTX_N4 12
C706

C707

C704 UP7534BRA8-15 MSOP 8P 1 1


+ 5 1 R1123 2 4.7K_0402_5% 7
GND +3VS_1.5VS EN +3VS_1.5VS
4.7U_0805_10V4Z (2A,100mils ,Via NO.=4) SATA_PTX_C_DRX_P4 6
2 C705 SATA_PTX_C_DRX_N4 A+ ESATA
7 A- 17 MODE
2 2 2 +3VS +3VS_1.5VS +1.5VS
8 GND

GND / A_EN#

GND / B_EN#
SATA_PRX_C_DTX_N4 1 R1121 2 4.7K_0402_5%

GND / A_EM
GND / A_EQ
9 B- 8 B_EM / B_EQ

1U_0603_10V4Z
C1011

0.1U_0402_16V4Z
C1012

0.01U_0402_16V7K
C1013
HEATGND
SATA_PRX_C_DTX_P4 10 @ 1 1 1
B+
11 1 R1120 2 4.7K_0402_5% 9 1 2 1 2
GND A_EM / B_EM R1131 0_0603_5% R1132 0_0603_5% Near U68 VCC pin
12 GND 1 R2010 2 4.7K_0402_5%
D 13 16 @ TI & Pericom select 2 2 2 D
USB_VCCC GND Boss
14 17 1 R2011 2 4.7K_0402_5%

13

18

19

21
@ GND Boss @ PI2EQX4951SLZDEX_TQFN20_4X4
15 GND
D36
4 2 USB20R_P2 1 2 TAIWI_EU016-117CRL-TW
VIN IO1 15 USB20_P2
R1997
0_0402_5%
USB20R_N2 3 1
IO2 GND
PRTR5V0U2X_SOT143-4 1 L334 @ 2 USB20R_P2
1 2
P/N change to SC300000P00, CM1293A-02SR
4 3 3
4WCM-2012-900T_4P
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

15 USB20_N2 1 2 USB20R_N2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
USB & BT Connector & Acclerometer
R1998
0_0402_5% Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 26 of 47
1 2 3 4 5
1 2 3 4 5

+3VS
Layout Note: Place close to R5C835 Layout Note: Place close to R5C835
and Shield GND for SDCLK_MSCLK and Shield GND for SD_CLK

10U_0805_10V4Z
U48 L35 +3V_PHY

0.01U_0402_16V7K

0.01U_0402_16V7K

0.01U_0402_16V7K

0.01U_0402_16V7K
15 PCI_AD[0..31]

C791

C792

C793

C794

C795
PCI_AD31 121 6 1 1 1 1 1 MBK2012601YZF_2P
PCI_AD30 AD31 VCC_PCI3V
122 AD30 VCC_PCI3V 23 +3VS 1 2
PCI_AD29 123 38
AD29 VCC_PCI3V

10U_0805_6.3V6M

0.01U_0402_16V7K

1000P_0402_25V8J
PCI_AD28 124 118 C796
PCI_AD27
PCI_AD26
125
126
AD28
AD27 R5C835 VCC_PCI3V
92
2 2 2 2 2
+3VS
1 2 R5C832XI
1 1 1
PCI_AD25 AD26 VCC_RIN 15P_0603_50V8J
127 AD25

1
PCI_AD24 1 11 need 50PPM or better
AD24 VCC_ROUT

0.01U_0402_16V7K

0.1U_0402_16V4Z

0.01U_0402_16V7K

10U_0805_10V4Z
PCI_AD23 4 33 X1
+3VS AD23 VCC_ROUT 2 2 2

0.01U_0402_16V7K

0.01U_0402_16V7K

0.47U_0603_16V4Z

0.47U_0603_16V4Z
PCI_AD22 5 59 1 1 1 1 24.576MHz_16P_3XG-24576-43E1
AD22 VCC_ROUT +3VS

C812

C813

C814
CLK_PCI_1394 PCI_AD21 7 91 1 1 1 1 C801

2
A PCI_AD20 AD21 VCC_ROUT R5C832XO A
9 AD20 VCC_ROUT 111 1 2
1 100K_0402_1%
R782

PCI_AD19 10
1
AD19 2 2 2 2 Layout Note:
R783

10_0402_5%

0.01U_0402_16V7K

10U_0805_10V4Z
PCI_AD18 12 79 15P_0603_50V8J
AD18 VCC_3V 2 2 2 2

C797

C798

C799

C800
PCI_AD17 13 1 1 Place these cap close to U21
AD17

C802

C803

C804

C805
PCI_AD16 14 54
@ PCI_AD15 AD16 VCC_MD3V
27 SD,MMC,MS,XD muti-function pin define
2

PCI_AD14 AD15 +3V_PHY


28 97
2

AD14 AVCC_PHY3V 2 2
4.7P_0402_50V8C

CBS_GRST# PCI_AD13 29 104 MDIO SD Card MMC Card MS Card XD Card


AD13 AVCC_PHY3V

C806

C807
PCI_AD12 30 108
AD12 AVCC_PHY3V PIN Name PIN Name PIN Name PIN Name PIN Name
C809

1 1 PCI_AD11 31
C808 PCI_AD10 AD11 +SC_PWR
32 AD10 VCC_SC 90 MDIO00 SDCD# MMCCD# XDCD0#
1U_0603_10V6K PCI_AD9 34
@ PCI_AD8 AD9
2 2
36 AD8 MDIO01 MSCD# XDCD1#

0.01U_0402_16V7K

10U_0805_10V4Z
PCI_AD7 39 110 IEEE1394_TPBIAS0
AD7 TPBIAS0 IEEE1394_TPBIAS0
PCI_AD6 40 GND 1 1 Layout Note: MDIO02 XDCE#
PCI_AD5 AD6 IEEE1394_TPAP0
41 107
PCI_AD4 42
AD5 TPAP0
106 IEEE1394_TPAN0
IEEE1394_TPAP0 25 Add GND shield MDIO03 SDWP# XDR/B#
AD4 TPAN0 IEEE1394_TPAN0 25
SDCLK_MMCCLK PCI_AD3 43 AD3 GND for 1394.and
PCI_AD2 IEEE1394_TPBP0 2 2
44 AD2 TPBP0 103 IEEE1394_TPBP0 25 Same length as MDIO04 SDPWR0 MMCPWR MSPWR XDPWR

C810

C811
PCI_AD1 45 102 IEEE1394_TPBN0 GND
AD1 TPBN0 IEEE1394_TPBN0 25
1

TPA+/-,TPB+/-
R947

10_0402_5%

PCI_AD0 46 MDIO05 SDPWR1 XDWP#


AD0 SD_CARD_DET#
MDIO00 70 SD_CARD_DET# 25
PCI_CBE#3 2 69 MDIO06 SDLED# MMCLED# MSLED# XDLED#
15 PCI_CBE3# C/BE3# MDIO01 TPC12 T89
@ PCI_CBE#2 15 63 XD_CE#
15 PCI_CBE2# C/BE2# MDIO02 TPC12 T90
PCI_CBE#1 26 68 SD_WP MDIO07 MSEXTCK
15 PCI_CBE1# SD_WP 25
2

C/BE1# MDIO03
4.7P_0402_50V8C

PCI_CBE#0 37 67 SDPWR0_MSPWR_XDPWR Layout Note: Shield GND for


15 PCI_CBE0# C/BE0# MDIO04 SDPWR0_MSPWR_XDPWR 25
66 XDWP# SDPWR0_MSPWR_XDPWR MDIO08 SDCCMD MMCCMD MSBS XDWE#
MDIO05 TPC12 T91
C907

1 65 3IN1_LED#
MDIO06 TPC12 T92
64 TP_MSEXTCK MDIO09 SDCCLK MMCCLK MSCCLK XDRE#
PCI_PAR MDIO07 SD_MMC_CMD
15 PCI_PAR 25 PAR MDIO08 62 SD_MMC_CMD 25 GND
@ PCI_FRAME# 16 60 SDCLK_MMCCLK_R R930 1 2 0_0402_5% MDIO10 SDCDAT0 MMCDAT0 MSCDAT0 XDCDAT0
2 15 PCI_FRAME# FRAME# MDIO09 SDCLK_MMCCLK 25
PCI_TRDY# 18 58 SDDATA0_MSDATA0
B 15 PCI_TRDY# TRDY# MDIO10 SDDATA1_MSDATA0 25 GND B
PCI_IR DY# 17 57 SDDATA1_MSDATA1 MDIO11 SDCDAT1 MMCDAT1 MSCDAT1 XDCDAT1
15 PCI_IRDY# IRDY# MDIO11 SDDATA1_MSDATA1 25
PCI_STOP# 21 56 SDDATA2_MSDATA2 Layout Note:
R784 15 PCI_STOP# STOP# MDIO12 SDDATA2_MSDATA2 25
PCI_DEVSEL# 19 55 SDDATA3_MSDATA3 MDIO12 SDCDAT2 MMCDAT2 MSCDAT2 XDCDAT2
PCI_AD22 1 2
15 PCI_DEVSEL#
CBS_IDSEL 3
DEVSEL# MDIO13
53 MMC_D4
SDDATA3_MSDATA3 25 Add GND shield for
IDSEL MDIO14 MMC_D4 25
15 PCI_PERR#
PCI_PERR# 22 PERR# MDIO15 52 MMC_D5
MMC_D5 25
SDCLK_MMCCLK. MDIO13 SDCDAT3 MMCDAT3 MSCDAT3 XDCDAT3
470_0402_5% PCI_SERR# 24 51 MMC_D6
15,29,31 PCI_SERR# SERR# MDIO16 MMC_D6 25
50 MMC_D7 MDIO14 MMCDAT4 XDCDAT4
MDIO17 MMC_D7 25
49 XDCLE
MDIO18 PAD T93
PCI_REQ2# 120 48 XDALE MDIO15 MMCDAT5 XDCDAT5
15 PCI_REQ2# REQ# MDIO19 PAD T94
15 PCI_GNT2# PCI_GNT2# 119
Layout Note: Add GND shield. GNT# SCVCC5EN#
SCVCC5EN# 83 Layout Note: Shield GND for MDIO16 MMCDAT6 XDCDAT6
84 SCVCC3EN# CBS_CCLK_INTERNAL and CBS_CCLK
CLK_PCI_1394 117 SCVCC3EN#
15 CLK_PCI_1394 PCICLK MDIO17 MMCDAT7 XDCDAT7
15,23 PCI_RST# 116 PCIRST#
CBS_GRST# 82 95 R5C832XI MDIO18 XDCLE
R788 1 @ GBRST# XI R5C832XO
2 10K_0402_5% 114 CLKRUN# XO 96
R789 1 2 0_0402_5% 78 MDIO19 XDALE
14,29,30,31 PM_CLKRUN# PME#
+3VS R790 1 2 10K_0402_5% PME# 100
REXT
VREF 99
+SC_PWR

0.01U_0402_16V7K
SC_RST 89 DB2 NO74
SCRST

1
C815

10K_0603_1%
R794
SC_CLK R931 1 2 47_0402_5% SC_CLK_R 88 76 SIRQ 1 SI1 NO47
SCCLK UDIO0/SRIRQ# SIRQ 12,29,30,31
SC_DATA 87 75 TP_UDIO1 SI2 NO2 AP2309AGN-HF 1P SOT23-3
SCIO UDIO1 TPC12 T95 +5VS
SC_CD# 86 74 TP_UDIO2 AP2301GN-HF_SOT23-3 AP2301GN-HF_SOT23-3
SCCD# UDIO2 TPC12 T96
+SC_PWR 1 2 SCSENSE 85 73 U DIO3 Q58 Q57 Q84
R795 10K_0402_5% SCSENSE UDIO3 U DIO4 2
72 1 2 SCL 3 1 1 3 3 1 +3VS

2
UDIO4 U DIO5
UDIO5 71 1 2 SDA R796 0_0402_5%

1
10K_0402_5%

0.1U_0402_16V4Z C967
R797 0_0402_5% EEPROM@ 2 1

100K_0402_5% R1086
R1085
112 8 EEPROM@
15 PCI_PIRQE# INTA# GND

1
0.1U_0402_16V4Z

C968
113 20 Layout Note: C966 1 R1110
15 PCI_PIRQG#

2
INTB# GND
35 0.1U_0402_16V4Z 1K_0402_5%
R798 1 2 10K_0402_5% 77
GND
47
Please them close to U14. 1 @ 2
+3VS

2
HWSPND# GND
1 2 81 61

1
C R799 100K_0402_5% TEST GND 2 C
80

2
GND

SSM3K7002F_SC59-3
98 AGND GND 93

1
D SCVCC3EN#
101 AGND GND 94
105 115 SCVCC3EN# 2
AGND GND G
109 AGND GND 128
SI1 NO11 D70 1N4148WS-7-F_SOD323-2 +3VS S SCVCC3EN# SCVCC5EN# +SC_PWR

3
+3VS
270P_0402_50V7K

09/3/9 HP 1 2
1
C946

5.1K_0402_1%

Q82
R1029
D71 1N4148WS-7-F_SOD323-2 R5C835-TQFP128P_TQFP128_14X14 1 EEPROM@ 0 0 +3VS
1 2 1 2 1 R1088 2 0 1 +5VS
+3VS
just change part D72 1N4148WS-7-F_SOD323-2 C818 0.1U_0402_16V4Z 100K_0402_5% 1 0 +5VS
number, waiting 1 2 U49 EEPROM@ 1 1 NULL
2 SCVCC5EN#
for database 1 VCC 8
2

A0
2 A1 WP 7
3 SCL
SC_DATA C8191 A2 SCL 6
+SC_PWR 1 2 2 12P_0402_50V8J 4 GND SDA 5
SDA
Function set pin define
R804 15K_0402_5%
1

1
56.2_0402_1%

56.2_0402_1%
R1030

R1031

1 2 SC_RST C8221 2 12P_0402_50V8J AT24C02BN-SH-T_SO8 SCVCC3EN# UDIO3 UDIO4 UDIO5 Function


R1093 15K_0402_5% EEPROM@
1 2 SC_CLK C8231 2 12P_0402_50V8J R803 Pull-down Pull-down Pull-up Disable MS,xD Card,serial ROM
R1094 15K_0402_5% 510_0402_5%
Pull-up Pull-up Pull-down Enable serial EEPROM
2

2
GND Pull-up Pull-up Pull-up Ensable MS,xD Card,disable serial ROM
IEEE1394_TPBN0
SMART Card Connector GND IEEE1394_TPBP0
IEEE1394_TPAN0 +3VS
GND IEEE1394_TPAP0
U DIO5 R785 1 2 100K_0402_5%
JP38 U DIO3 R786 1 @ 2 10K_0402_5%
19 20 +SC_PWR U DIO4 R787 1 @ 2 10K_0402_5%
19 20 +SC_PWR
1

1
56.2_0402_1%

56.2_0402_1%
R1032

R1033

17 17 18 18
15 16 SC_RST GND
D 15 16 R791 1 D
2 100K_0402_5%
@
13 13 14 14
11 12 SC_CLK GND R792 1 2 10K_0402_5%
11 12 SC_DATA R793 1
9 10 1 2 10K_0402_5%
2

9 10 C906
7 7 8 8 GND
5 6 0.1U_0402_16V4Z
5 6 SC_CD# IEEE1394_TPBIAS0
3 3 4 4
2
0.01U_0402_16V7K

0.33U_0603_16V4Z

1 1 2 2
C947

C948

E-T_6900-Q10N-00R
CONN@
Layout Note:
1 1 Security Classification Compal Secret Data Compal Electronics, Inc.
Add GND shield Issued Date 2008/03/13 Deciphered Date 2009/05/11 Title
@
2 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
1394+2 in 1 Card
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 27 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5 6 7 8

SI1 NO18 +5VALW

VA 09/4/27 HP
DOCK CONN. 184PIN DOCKING CONNECT

2
VA_ON#
R1095

1
+3VALW

C719

C720
(1) PCI Express x1 channels 10K_0402_5% 1
(2) PS/2 Interfaces
(2) USB 2.channels
1 1 +5VS DOCK_ID 1 2 R632 C718

1
(2) SATA Channels
(2) Display Port Channels VIN VA STB_LED#_R R633 10K_0402_5% 1K_0402_5%
2
0.1U_0402_16V4Z

2
1
(1) Serial Port L33 D
(1) Parallel Port 2 2

C721

C722

C723

C724
HCB2012KF-121T50_0805 25 STB_LED# 2 Q85
(1) Line In

0.1U_0603_50V4Z

0.1U_0603_50V4Z

10U_0805_10V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z
1 2 G SSM3K7002F_SC59-3
(1) Line Out
1 1 1 1 S

3
A (1) RJ45 (10/100/1000) L330 A
(1) VGA

3
HCB2012KF-121T50_0805
(1) 2 LAN indicator LED's
(1) Power Button @ 1 2
2 2 2 2
(1) I2C interface PJSOT24C_SOT23-3 JP32B
D68 Add one more bead for 8A requirement 7/1
TPC12 T105 D CAD1 143 46 D CAD2 T106 TPC12

1
DP_CEC 143 46 DP_CEC2
DP_CEC 142 142 47 47 DP_CEC2
14 DPB_HPD 141 141 48 48 DPC_HPD 14
VA JP32A R634 1 2 1K_0402_5% 140 49 ON/OFF#_DOCK
14 SLP_S5# 140 49
12A ADP_SIGNAL ADP_SIGNAL 139 50 VA_ON#
139 50
190 P1 G1 189 14 DPB_CTRLCLK 138 138 51 51 DPC_CTRLCLK 14
14 DPB_CTRLDATA 137 137 52 52 DPC_CTRLDATA 14
136 136 53 53
135 135 54 54
188 188 1 1 134 134 55 55
MDO3+ 187 2 MDO1+ 133 56
22 MDO3+ 187 2 MDO1+ 22 133 56
MDO3- 186 3 MDO1- 132 57
22 MDO3- 186 3 MDO1- 22 132 57
185 4 30 LPTSTB# LPTSTB# 131 58 D_DDCDATA
185 4 131 58 D_DDCDATA 18
MDO2+ 184 5 MDO0+ 30 LPTAFD# LPTAFD# 130 59 D_DDCCLK
22 MDO2+ 184 5 MDO0+ 22 130 59 D_DDCCLK 18
MDO2- 183 6 MDO0- 30 LPTERR# LPTERR# 129 60
22 MDO2- 183 6 MDO0- 22 129 60 D_VSYNC 18
182 7 30 LPTACK# LPTACK# 128 61
182 7 128 61 D_HSYNC 18
30 LPTBUSY LPTBUSY 127 62
LPTPE 127 62 R_DOCK_RED
30 LPTPE 126 126 63 63 1 R883 2 0_0402_5% DOCK_RED
DETECT 181 8 30 LPTSLCT LPTSLCT 125 64
181 8 LED_LINK_LAN_DOCK# 22 125 64
180 9 LPD7 124 65 R_DOCK_GRN 1 R884 2 0_0402_5% DOCK_GRN
180 9 LAN_ACT# 21,22 30 LPD7 124 65
+5VS 179 179 10 10 +5VS SI1 NO19 30 LPD6
LPD6 123 123 66 66 R_DOCK_BLU 1 R885 2 0_0402_5% DOCK_BLU
178 11 LPD5 122 67
178 11 30 LPD5 122 67
177 12 LPD4 121 68 D CD#1
177 12 30 LPD4 121 68 DCD#1 30
176 13 LPD3 120 69 RI#1
176 13 30 LPD3 120 69 RI#1 30
09/2/5 HP 175 14 09/2/5 HP LPD2 119 70 DTR#1
175 14 30 LPD2 119 70 DTR#1 30
174 15 LPD1 118 71 CTS#1
B 174 15 30 LPD1 118 71 CTS#1 30 B
173 16 LPD0 117 72 RTS#1
173 16 30 LPD0 117 72 RTS#1 30
172 17 LPTSLCTIN# 116 73 DSR#1
172 17 30 LPTSLCTIN# 116 73 DSR#1 30
171 18 LPTINIT# 115 74 TXD1
171 18 30 LPTINIT# 115 74 TXD1 30
170 19 STB_LED#_R 114 75 RXD1
170 19 USB20_N11 15 114 75 RXD1 30
169 20 113 76 SER_SHD
169 20 USB20_P11 15 12,25 SATA_LED# 113 76 SER_SHD 30
168 21 DOCK_ID 112 77 09/2/5 HP
168 21 22 DOCK_ID 112 77 DOCK_ID0 15
167 22 ISO_PREP# 111 78
167 22 15 ISO_PREP# 111 78 DOCK_ID1 15
166 166 23 23 110 110 79 79
165 165 24 24 12 SATA_PTX_DRX_P5 109 109 80 80
164 25 12 SATA_PTX_DRX_N5 108 81 KBD_DATA
164 25 108 81 KBD_DATA 29
163 26 107 82 KBD_CLK
163 26 107 82 KBD_CLK 29
162 27 106 83 PS2_DATA
162 27 12 SATA_PRX_DTX_P5 106 83 PS2_DATA 29
161 28 105 84 PS2_CLK
161 28 12 SATA_PRX_DTX_N5 105 84 PS2_CLK 29
160 160 29 29 09/2/5 HP 104 104 85 85 LINE_IN_SENSE 25
159 30 103 86 DOCK_HPS#
159 30 15 USB20_N13 103 86 DOCK_HPS# 25
14 DPB_TXP0 DPB_TXP0 158 31 DPC_TXP0 102 87
158 31 DPC_TXP0 14 15 USB20_P13 102 87
14 DPB_TXN0 DPB_TXN0 157 32 DPC_TXN0 101 88 DLINE_IN_L
157 32 DPC_TXN0 14 101 88 DOCK_LINE_IN_L 25
156 33 12 SATA_PTX_DRX_P2 SATA_PTX_DRX_P2 100 89 DLINE_IN_R
156 33 100 89 DOCK_LINE_IN_R 25
14 DPB_TXP1 DPB_TXP1 155 34 DPC_TXP1 12 SATA_PTX_DRX_N2 SATA_PTX_DRX_N2 99 90
155 34 DPC_TXP1 14 99 90
14 DPB_TXN1 DPB_TXN1 154 35 DPC_TXN1 98 91 DLINE_OUT_L
154 35 DPC_TXN1 14 98 91 DLINE_OUT_L 25
153 36 97 92 DLINE_OUT_R
153 36 12 SATA_PRX_DTX_P2 97 92 DLINE_OUT_R 25
14 DPB_TXP2 DPB_TXP2 152 37 DPC_TXP2 96 93
152 37 DPC_TXP2 14 12 SATA_PRX_DTX_N2 96 93
14 DPB_TXN2 DPB_TXN2 151 38 DPC_TXN2 95 94 DETECT
151 38 DPC_TXN2 14 95 94
150 150 39 39 09/2/5 HP
14 DPB_TXP3 DPB_TXP3 149 40 DPC_TXP3
149 40 DPC_TXP3 14
14 DPB_TXN3 DPB_TXN3 148 41 DPC_TXN3
148 41 DPC_TXN3 14
147 147 42 42
DPB_AUX 146 43 DPC_AUX 192 191
14 DPB_AUX 146 43 DPC_AUX 14 G2 G1
DPB_AUX# 145 44 DPC_AUX# 194 193
14 DPB_AUX# 145 44 DPC_AUX# 14 G4 G3
144 144 45 45 196 G6 G5 195
198 G8 G7 197
200 G10 G9 199
C FOX_QL0094L-D26601-5H C
FOX_QL0094L-D26601-5H

DOCK_RED R919 1 2 150_0402_1%

2009/09/03 reserve for auto power on/off when dock DOCK_GRN R920 1 2 150_0402_1% 10/04 HP

+3VALW DOCK_BLU R921 1 2 150_0402_1%

ON/OFF# ADD by HP 10/17 DOCK_RED C745 1 2 @ 0.1U_0402_16V4Z


1

DOCK_GRN C746 1 2 @ 0.1U_0402_16V4Z


@ R2004 DOCK_BLU C747 1 2 @ 0.1U_0402_16V4Z
10K_0402_5%
3

@
U36 U37 U38
2

Q95B
5 DMN66D0LDW-7_SOT363-6 18 VGA_RED 1 6 DOCK_ID 18 VGA_GRN 1 6 DOCK_ID 18 VGA_BLU 1 6 DOCK_ID
NO IN +3VS NO IN +3VS NO IN +3VS
C748 C749 C750
1
4

2 GND VCC 5 2 1 2 GND VCC 5 2 1 2 GND VCC 5 2 1


@ C1046 ON/OFF#_DOCK
0.1U_0402_10V6K 0.1U_0402_16V4Z 0.1U_0402_16V4Z 0.1U_0402_16V4Z
6

2 DOCK_RED DOCK_GRN DOCK_BLU


3 NC COM 4 RED_R 14 3 NC COM 4 GREEN_R 14 3 NC COM 4 BLUE_R 14

ISO_PREP# 2 TS5A3157_SC70-6 TS5A3157_SC70-6 TS5A3157_SC70-6


@ Q95A
D DMN66D0LDW-7_SOT363-6 D
1

2009/09/03 Compal IN NC<-->COM NO<-->COM

L ON OFF
ON/OFF#_DOCK R2005 1 2 0_0402_5% ON/OFF#
ON/OFF# 25
H OFF ON
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title
R2006 1 2 0_0402_5% PWRBTN_OUT#
@
PWRBTN_OUT# 14,25,29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DOCK CONN
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 28 of 47
1 2 3 4 5 6 7 8
1 2 3 4 5

Q10A
SI1 NO74
+3VL
System Board ID Detect 2N7002DWH_SOT363-6 DB2 NO72
6 1 09/2/20 HP +3VL
RP16 +3VL R657 1 @ 2 0_0402_5% @
1 8 KSI3 R658 1 @ 2 0_0402_5%
2 7 KSI2

2
0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

4.7U_0805_10V4Z
3 6 KSI1 R1122 10K_0402_5%

C752

C753

C754

C755

C756
4 5 KSI0 1 1 1 1 1 1 2 +3VS R660 1 @ 2 0_0402_5% @
Q10B

0.1U_0402_16V4Z
R659 0_0402_5% R661 1 @ 2 0_0402_5%
10K_8P4R_5% 2N7002DWH_SOT363-6

C757
1 KSO3 3 4
RP18 2 2 2 2 2 KSO2 @
1 8 KSI7 KSO1

6
2 7 KSI6 KSO0

5
A KSI5 09/2/5 HP 2 A
3 6
4 5 KSI4 SI1 NO42 Q87A

3
8/31 HP ADP_EN 2 2N7002DWH_SOT363-6

106

119
10K_8P4R_5%

39
58
84

14

49
@
U40 Q87B

1
128 15 C758 1 2 4.7U_0805_10V4Z AQUAWHITE_BATLED# 5

VCC1
VCC1
VCC1
VCC1
VCC1

VCC1

VCC2
31 SPI_SI FLDATAOUT CAP
12 KBC_SPI_SI_R 127 HSTDATAOUT/GPIO45 @
1 2 SPI_CS0#_KBC 97 93
31 SPI_CS0# PM_SLP_M# 14,32,33

4
+5VS R949 0_0402_5% FLCS0# GPIO28
12 KBC_SPI_CS0#_R 96 HSTCS0#/GPIO44 GPIO29 98 SUS_PW R_ACK 14
31 SPI_SO 95 99 2N7002DWH_SOT363-6
RP26 FLDATAIN GPIO30 AC_PRESENT 14
1 2 SPI_SO_KBC 94 100 R665 1 2 0_0402_5% SI, No53
12 KBC_SPI_SO HSTDATAIN/GPIO43 GPIO31 MUTE_LED_CNTL 25
1 8 TP_CLK R950 22_0402_5%
GPIO32 126 PCI_SERR# 15,27,31 09/5/4 HP DB1 No82 09/2/5 HP
2 7 TP_DATA
25 KSO[0..13]
3 6 KBD_CLK KSO0 21 124 to Power Q10B Q10A
KSO0 OUT0/(SCI) KBC_PW R_ON 37
4 5 KBD_DATA KSO1 20 125 GREEN_BATLED#
KSO1 OUT1/IRQ8# AQUAWHITE_BATLED# 12,25
SI2 NO7 KSO2 19 R1021 1 @ 2 0_0402_5% Build R661 R660 R658 R657
KSO2 BATSELB_A#
10K_8P4R_5% KSO3 18 123 Phase
KSO4 KSO3 CFETA/OUT7/nSMI KBRST# D40
17 122 1 2 CH751H-40PT_SOD323-2 R1022 1 2 0_0402_5% DB1 X

General Purpose I/O Interface


KSO4 OUT8/KBRST KB_RST# 15 FET_A 36

Keyboard/Mouse Interface
KSO5 16 121

SMSC_1098-NU_TQFP-128P
RP27 KSO5 OUT9/PWM2 FAN_PWM 4
KSO6 13 120 BAT_PWM_OUT 35 to Power Main Battery selection DB2 X X
SP_CLK KSO7 KSO6 OUT10/PWM0
1 8
SP_DATA KSO8
12 KSO7 PWM_CHRGCTL 118 CHGCTRL 35 to Power
2 7 10 KSO8
DBx X X
3 6 PS2_DATA KSO9 9 107 THM_TRAVEL#
KSO9 GPIO01 THM_TRAVEL# 34
4 5 PS2_CLK T131 TPC12 KSI0 KSO10 8 79 SI1 X
KSO10 GPIO02 ON/OFFBTN_KBC# 25
KSO11 7 80 TPC12 T120
10K_8P4R_5% KSI1 KSO12 KSO11 GPIO03 SLP_S3#
T132 TPC12 6 KSO12/GPIO00/KBRST GPIO04/KSO14 81 SLP_S3# 14,25,32,33,35,38,39 SI2 X X
KSO13 5 83
KSO13/GPIO18 GPIO05/KSO15 8051_RECOVER# 31
SI1 NO66 SIx X X
25 KSI[0..7] 85 PM_RSMRST#
GPIO07/PWM3 PM_RSMRST# 14
KSI0 29 86 CRACK_BGA PV X
KSI0 GPIO08/RXD CRACK_BGA 8,17
1 2 TP_CLK KSI1 28 87 GPIO9 TPC12 T121
C995 1 10P_0402_50V8J TP_DATA KSI2 KSI1 GPIO09/TXD
2 27 KSI2
PVx X
B C996 1 10P_0402_50V8J
2 SP_CLK KSI3 26 88 AB2A_DATA R670 1 2 0_0402_5% B
KSI3 GPIO11/AB2A_DATA CAP_DAT 13,25
C997 1 10P_0402_50V8J
2 SP_DATA KSI4 25 89 AB2A_CLK R671 1 2 0_0402_5%
KSI4 GPIO12/AB2A_CLK CAP_CLK 13,25
C998 1 10P_0402_50V8J
2 PS2_CLK KSI5 24 90 R672 1 2 0_0402_5% to Power
KSI5 GPIO13/AB2B_DATA CELLS 35
C999 1 10P_0402_50V8J
2 PS2_DATA KSI6 23 91 R673 1 2 0_0402_5% SI, No53 X --> means installed
KSI6 GPIO14/AB2B_CLK A_SD# 25
C1000 1 10P_0402_50V8J
2 KBD_CLK KSI7 22 92 09/5/4 HP
KSI7 GPIO15/FAN_TACH1 ADP_DET# 42 +3VS
C1001 1 10P_0402_50V8J
2 KBD_DATA 101 to Power
GPIO16/FAN_TACH2 THM_MAIN# 34
C1002 10P_0402_50V8J 102 08/11/17 HP 09/2/5 HP
GPIO17/A20M GATEA20 15
TP_CLK 35
25 TP_CLK IMCLK
TP_DATA 36 103 KB_RST# R62 1 2 10K_0402_5%
25 TP_DATA IMDAT GPIO20/PS2CLK KBD_CLK 28
SP_CLK 61 105 KBD_DATA 28
25 SP_CLK KCLK GPIO21/PS2DAT
SP_DATA 62 4
25 SP_DATA KDAT GPIO24/KSO16 PWRBTN_OUT# 14,25,28
PS2_CLK 66 74 to Power
28 PS2_CLK EMCLK ADP_PRES[CKT#2]/GPIO27/WK_SE05 ADP_PRES 33,35,42
PS2_DATA 67
28 PS2_DATA EMDAT
10/03 HP
+3VL
111 AB1A_DATA to Power
AB1A_DATA AB1A_DATA 34
112 AB1A_CLK to Power
AB1A_CLK AB1A_CLK 34
CLK_PCI_KBC Access Bus Interface SI, No55
55 109 AB1B_DATA 09/5/4 HP
14,27,30,31 PM_CLKRUN# CLKRUN# AB1B_DATA AB1B_DATA 34
57 110 AB1B_CLK
12,27,30,31 SIRQ SER_IRQ AB1B_CLK AB1B_CLK 34
1
R951

10_0402_5%

CLK_PCI_KBC
15 CLK_PCI_KBC
RUNSCI_EC#
54
76
PCI_CLK Power Mgmt/SIRQ 73 R675 1 2 0_0402_5% KBRST# R893 1 @ 2 10K_0402_5%
15 RUNSCI_EC# EC_SCI# GPIO25 CAP_INT 25
@ 108 EA# R676 1 @ 2 1K_0402_5% +3VL VCC1_PW RGD R894 1 2 10K_0402_5%
GPIO26/KSO17 DB1 No79
51 59

Miscellaneous
12,23,30,31 LPC_LAD3
2

LAD[3] NC_CLOCKI
4.7P_0402_50V8C

50 75 32K_CLK R679 1 2 0_0402_5% to Power CRACK_BGA R895 1 2 100K_0402_5%


12,23,30,31 LPC_LAD2 LAD[2] 32KHZ_OUT/GPIO22/WK_SE01 ADP_EN 42
48 60 PGD_IN R680 1 2 220_0402_1% 09/2/10 HP
12,23,30,31 LPC_LAD1 LAD[1] RESET_OUT#/GPIO06 PM_PWROK 41
C908

1 46 LPC 78 PW R_GD GPIO9 R1081 1 2 10K_0402_5%


12,23,30,31 LPC_LAD0 LAD[0] PWRGD PW R_GD 12,32
77
Bus VCC1_RST# R1023 1 2 0_0402_5%
VCC1_PW RGD 37,42
@
12,23,30,31 LPC_LFRAME# 52 LFRAME# ADC_TO_PWM_OUT/GPIO19 38 OCP 42 to Power
15,30 NPCI_RST# 53 LRESET#
2 TEST R686 1
TEST PIN 69 2 1K_0402_5%
C C
KBC_PW R_ON R896 1 2 10K_0402_5%
C R Y1 70 116 R1024 1 2 0_0402_5%
XTAL1 CFETB/GPIO10 FET_B 36
C R Y2 71 113 LATCH R897 1 2 10K_0402_5%
XTAL2 BAT_LED# AMBER_BATLED# 25
PWR_LED#/8051TX 115 8051TX 31
+VCC0 68 114 FET_A R898 1 2 10K_0402_5%
VCC0 FDD_LED#/8051RX 8051RX 31
R690 1 2 100K_0402_5% +3VL
Y7 36 BAT_ALARM 1 SI, No68 09/05/8 HP FET_B R899 1 2 10K_0402_5%
Alarm [CKT#2]/GPIO36
12 KBC_SPI_CLK_R 2 HSTCLK/GPIO41 AC[CKT#2]/GPIO23 41 AC_ADP_PRES 35
32.768KHZ_12.5PF_QTFM28-32768K1

31 SPI_CLK 3 FLCLK ADC2/GPIO40 42 1 2 ADP_A_ID 42 09/02/10 HP


23 MC2_DISABLE 30 65 R1115 300_0603_5%
LATCH 36 SI, No70
GPIO39 Q/GPIO33
3

12 KBC_SPI_CS1#_R 31 HSTCS1#/GPIO42 GPIO34 64 LID_SW# 20,25 09/5/8 HP


22P_0402_50V8J

22P_0402_50V8J

+3VL
G

1 2 SPI_CS1#_KBC 32 63 R694 1 2 0_0402_5% RP20


31 SPI_CS1# FLCS1# GPIO35 CAP_RST_EC 25
C760

C761

24 MC1_DISABLE
R953 0_0402_5% 33 GPIO38 AVCC 40 +3VL SI, No82
1 1 34 09/5/18 HP 4.7K_0804_8P4R_5%
14,33,40 PM_SLP_LAN# GPIO37
AGND

AVSS

35 PMC 1 2 43 AB1A_CLK 1 8
VSS
VSS
VSS
VSS
VSS
VSS
VSS

ADC1/GPIO46 AB1A_DATA
42 OCP_A_IN 1 R1113 2 300_0603_5% 44 ADC_TO_PWM_IN
09/2/10 HP 2 7
G

R1114 300_0603_5% PGD_IN R699 1 @ 2 10K_0402_5% AB1B_CLK 3 6


2 2 14 PGD_IN
KBC1098-NU_TQFP128_14X14 AB1B_DATA 4 5
2

72

11
37
47
56
104
82
117

45

PM_RSMRST# R700 1 2 100K_0402_5%

SI, No35 SI, No56


09/2/5 HP 09/5/4 HP
R1021 Removed
AVSS 1 2 R1022 Install (main battery selection) PM_PWROK PW R_GD
+RTCVCC SI2 NO7 C984 2200P_0402_50V7K R1023 Install (OCP function)

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z
C1051

C1052
1 2 R1024 Install (travel battery selection)
C982 2200P_0402_50V7K 1 1 1
1 2
R694 Install (SMSC CBB will required it) @
1

C1055
C983 2200P_0402_50V7K

D R710 2 2 2 D
2

0_0402_5%
R1116
2

0_0402_5%
+VCC0
C763

1U_0603_10V4Z

C764

0.1U_0402_16V4Z

08/11/09 remove
1
1

1 1 all options of 1091


R717 @
0_0402_5%
SI, No57
09/5/4 HP
Security Classification Compal Secret Data Compal Electronics, Inc.
2 2 Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

KBC1098
2

add R1113~R1116 and C982~C984, THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
these should be placed at pins nearby (except R1116) Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 29 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5

+3VS
RP29
A A
DCD#1 1 8
RI #1 2 7
CTS#1 3 6
DSR#1 4 5
+5VS +5VS_PRN
4.7K_0804_8P4R_5%
D69
2 1

CH751H-40PT_SOD323-2
RP30
U65 LPD1 1 8
RXD1 28
9 LPD0 2 7
12,23,29,31 LPC_LAD0 LAD0 R1058 1K_0402_5% LPTSLCTIN#
12,23,29,31 LPC_LAD1 11 LAD1 3 6
12 54 RXD1 1 2 LPTINIT# 4 5
12,23,29,31 LPC_LAD2 LAD2 RXD1 TXD1

SERIAL I/F
12,23,29,31 LPC_LAD3 13 LAD3 TXD1 55 TXD1 28
RP31 DSR#1 4.7K_0804_8P4R_5%
DSR1# 56 DSR#1 28
8 1 SIO_GPIO46 14 1 RTS#1
12,23,29,31 LPC_LFRAME# LFRAME# RTS1# RTS#1 28
7 2 SIO_GPIO45 15 2 CTS#1 RP32
12 LPC_LDRQ#0 LDRQ# CTS1# CTS#1 28
6 3 SIO_GPIO44 3 DTR#1 LPD5 1 8

LPC I/F
DTR1# DTR#1 28
5 4 SIO_GPIO43 16 4 RI #1 LPD4 2 7
15,29 NPCI_RST# PCI_RESET# RI1# RI#1 28
LPCPD# 17 5 DCD#1 LPD3 3 6
LPCPD# DCD1# DCD#1 28
10K_8P4R_5% LPD2 4 5
PM_CLKRUN# 18
RP33 14,27,29,31 PM_CLKRUN# CLK_PCI_SIO CLKRUN# 4.7K_0804_8P4R_5%
15 CLK_PCI_SIO 19 PCI_CLK
8 1 SIO_IRQ S IRQ 20 35 LPTINIT#
SIO_GPIO12 12,27,29,31 SIRQ SIO_PME# SER_IRQ INIT# LPTSLCTIN# LPTINIT# 28 RP34
7 2 +3VS 1 2 6 IO_PME# SLCTIN# 36 LPTSLCTIN# 28
6 3 SIO_GPIO10 R1059 10K_0402_5% 37 LPD0 LPTPE 1 8
PD0 LPD0 28
5 4 CLK_14M_SIO 8 39 LPD1 LPTSLCT 2 7
13 CLK_14M_SIO CLK14 PD1 LPD1 28
CLOCK 40 LPD2 LPD7 3 6
PD2 LPD2 28
10K_8P4R_5% 41 LPD3 LPD6 4 5
PD3 LPD3 28
SIO_GPIO41 LPD4

PARALLEL I/F
21 GPIO41 PD4 42 LPD4 28
SIO_GPIO42 22 43 LPD5 4.7K_0804_8P4R_5%
GPIO42 PD5 LPD5 28
SI1 NO43 SIO_GPIO43 24 44 LPD6
GPIO43 PD6 LPD6 28
09/4/27 HP SIO_GPIO44 25 45 LPD7 RP35

GPIO
GPIO44 PD7 LPD7 28
SIO_GPIO45 26 47 LPTSLCT LPTSTB# 1 8
GPIO45 SLCT LPTSLCT 28
B R1098 SIO_GPIO46 27 48 LPTPE LPTAFD# 2 7 B
GPIO46 PE LPTPE 28
1 2 SER_SHD_GPIO47 28 49 LPTBUSY LPTACK# 3 6
+3VS 28 SER_SHD GPIO47 BUSY LPTBUSY 28
0_0402_5% SIO_GPIO10 29 50 LPTACK# LPTBUSY 4 5
GPIO10 ACK# LPTACK# 28
@ SYSOPT 30 51 LPTERR#
R1060 SIO_GPIO12 GPIO11/SYSOPT ERROR# LPTAFD# LPTERR# 28 4.7K_0804_8P4R_5%
31 GPIO12/IO_SMI# ALF# 52 LPTAFD# 28

2
1 2 SIO_GPIO23 SIO_IRQ 32 53 LPTSTB#
GPIO13/IRQIN1 STROBE# LPTSTB# 28
R1099 33 R1061
10K_0402_5% 10K_0402_5% SIO_GPIO23 GPIO14/IRQIN2 LPTERR#
34 GPIO23 1 2
6/30 HP
R1062 7 +3VS 4.7K_0402_5%

1
VTR

C950

C951

C952

C953
1 2 SIO_GPIO41 10
VCC
57 EPAD POWER VCC 23
10K_0402_5% 38
VCC
VCC 46 1 1 1 1
R1063 LPC47N217N-ABZJ_QFN56_8X8
1 2 SIO_GPIO42
2 2 2 2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

4.7U_0805_10V4Z
10K_0402_5%
*
R1064
1 2 SYSOPT Base I/O Address
0 = 02Eh
10K_0402_5% 1 = 04Eh

1 2 LPCPD#
R2000 4.7K_0402_5% CLK_PCI_SIO CLK_14M_SIO
8/31 HP
1

R1065 R1066
@ 10_0402_5% @ 10_0402_5%
2

1
C954 C955
C 18P_0402_50V8J 10P_0402_50V8J C
@
2 @

D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/09 Deciphered Date 2009/09/09 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
LPC47N217N-ABZJ_QFN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 30 of 47
1 2 3 4 5
1 2 3 4 5

Finger Printer TPM1.2 on board +3VS +3VALW

C709

0.1U_0402_16V4Z

C710

0.1U_0402_16V4Z

C711

0.1U_0402_16V4Z

C712

0.1U_0402_16V4Z
1 2 TPM_XTALI 1 1 1 1
C708 22P_0402_50V8J

1
2 2 2 2
32.768KHZ_12.5PF_QTFM28-32768K1 Y6 R608
A 1 4 10M_0402_5% A

2 G G 3

2
+3VALW

24
19
10

5
SI, No14 1 2 TPM_XTALO U34
SI2, No5 C713 22P_0402_50V8J

VSB
VDD
VDD
VDD
LPC_LAD0 26
12,23,29,30 LPC_LAD0 LAD0
Q34 AP2301GN 1P_SOT23 LPC_LAD1 23
12,23,29,30 LPC_LAD1 LAD1
JP30 LPC_LAD2 20
S 12,23,29,30 LPC_LAD2 LAD2 +3VS
USB20_N1_PWR LPC_LAD3 TPM_GPIO

D
3 1 2 2 1 1 12,23,29,30 LPC_LAD3 17 LAD3 GPIO 6 TPC12 T86
4 4 3 +3VS LPC_LFRAME# 22 2 TPM_GPIO2
15 USB20_N10 3 12,23,29,30 LPC_LFRAME# LFRAME# GPIO2 TPC12 T87

C714

C715
6 6 5 R2001 PLT_RST# 16 Base I/O Address
15 USB20_P10 5 LRESET#

1
2 4.7K_0402_5% LPC_PD# 0 = 02Eh
G

1 1 8 8 7 1 28
2

7 8/31 HP SIRQ LPCPD#


12,27,29,30 SIRQ 27 SERIRQ
1 =* 04Eh
2

ACES_85203-04021 15 CLK_PCI_TPM CLK_PCI_TPM 21 R610


LCLK

0.1U_0402_16V4Z

10U_0805_10V4Z
R611 CONN@ R613 4.7K_0402_5%
10K_0402_5% 2 2 @ S L B 9 6 3 5 T T 1. 2 0_0402_5%
1 2 1 2

2
+3VS 10P_0402_50V8K @ C716 R612 10_0402_5% 15 8 1 2 1 2
CLKRUN# TEST1 R614 @
9
1

TESTB1/BADD 4.7K_0402_5%
14,27,29,30 PM_CLKRUN#

1
R616 7
220K_0402_1% PP
15 FPR_OFF 1 2 R615 3
@ 4.7K_0402_5% TPM_XTALO NC
14 XTALO NC 12
+5VALW 1

2
TPM_XTALI NC
13 XTALI/32K IN
D37

1
4 2 USB20_P10

GND
GND
GND
GND
VIN IO1
USB20_N10 3 1 R617 @
IO2 GND 0_0402_5% SLB 9635 TT 1.2_TSSOP28

25
18
11
4
B PRTR5V0U2X_SOT143-4 B

2
P/N change to SC300000P00, CM1293A-02SR 6/30 HP

DB2: No. 67

BIOS ROM(8MB) 8MB SPI ROM LPC Debug Port


SI1: No28
+3VL09/4/10 HP SPI_CLK
+3VL +3VL

8MB SPI ROM


2

1
R954

10_0402_5%
SPI ROM SCKET SI1: No20 8051_RECOVER# R620 1 2 100K_0402_5%
R1096 1
100K_0402_5% 20mils
C C949 U63 CONN@ @ B+_DEBUG C
@
0.1U_0402_16V4Z
25mA
8 4
1

2
2 VCC VSS

4.7P_0402_50V8C
No connect anything
SPI_WP# 3 JP31
W

C909
DB2: No. 73 1 1
20mils R1034 1 Ground
+3VL 2 3.3K_0402_5%SPI_HOLD#_1 7 HOLD 15 CLK_PCI_DB CLK_PCI_DB 2 LPC_PCI_CLK
SI2 NO7 3 Ground
29 SPI_CS0# SPI_CS0# 1 @ 4
S 2 12,23,29,30 LPC_LFRAME# LPC_FRAME#
12,27,29,30 SIRQ SIRQ 5
R2009 1 +V3S
29 SPI_CLK 2 15_0402_5% 6 C 4,12,15,21,23,25 PLT_RST# 6 LPC_RESET#
15,27,29 PCI_SERR# 7 +V3S
29 SPI_SI R2012 1 2 15_0402_5% 5 2 SPI_SO_R 1 2 12,23,29,30 LPC_LAD0 8
D Q SPI_SO 29 LPC_AD0
R1035 12,23,29,30 LPC_LAD1 9
64M MX25L6405DZNI-12G WSON 8P 24.9_0402_1% LPC_AD1
12,23,29,30 LPC_LAD2 10 LPC_AD2
16 PIN 12,23,29,30 LPC_LAD3 11
12
LPC_AD3
Close SPI ROM VCC_3VA
29 8051TX 13 PWR_LED#
8 PIN 29 8051RX
8051_RECOVER#
14
15
CAPS_LED#
29 8051_RECOVER# NUM_LED#
SI1: No40 37 DEBUG_KBCRST 16
SPI_CLK_JP VCC1_PWRGD
17 SPI_CLK
SPI_CS0#_JP 18
SPI_SI_JP SPI_CS#
19 SPI_SI
SPI_SO_JP 20
SPI_HOLD#_0 SPI_SO
21 SPI_HOLD#
8 PIN ,16 PIN Co-layout 29 SPI_CS1# 22 Reserved
23 Reserved
DB2: No. 81 24
&U2 Reserved

ACES_87216-2404
CONN@
D D

45@ S IC FL 64M W25Q64BVSSIG SOIC 8P SPI ROM


20mils 1 2 SPI_WP# 1 2
+3VL
R623 3.3K_0402_5% R624 @ 0_0402_5% SPI ROM
SPI_HOLD#_0 1 2 SPI_HOLD#_1
R625 0_0402_5%
SPI_CLK_JP R626 1 2 15_0402_5%
SPI_CLK

SPI_SI_JP R627 1 SPI_SI


Security Classification Compal Secret Data Compal Electronics, Inc.
2 15_0402_5% Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

SPI_CS0#_JP 1 2 SPI_CS0#
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
TCG/BIOS ROM/PS2/SW LPC DEBUG
R628 0_0402_5% Apply part number of 64Mb SPI ROM Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
SPI_SO_JP 1 2 SPI_SO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
R629 22_0402_5%

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 31 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4 5 6 7 8

+3VS

R732
1 2

1
1M_0402_5%
R734
+5VALW 10K_0402_5%
40 1.5V_POK 1 2
R735 3.3K_0402_5%

2
8
U42A +3VALW
1 2 1 2 3

P
+5VS +
R736 76.8K_0402_1% R737 10K_0402_5% 1 1 2
O VCCP_EN 38
2VREF_51125 1 2 2VREF_393 2 -
J2 SHORT PADS

5
+0.75VS 1 2 R738 34.8K_0402_1% U336
R739 11.5K_0402_1% LM393DR_SO8 SLP_S3# 1

P
4
A D44 IN1 A
1 2 O 4 VCCP_1.5VSPW RGD 4
1 2 1 2 R740 49.9K_0402_1% 2
14 M_PWROK IN2

G
R741 3.3K_0402_5% +3VALW
CH751H-40PT_SOD323-2 1 MC74AHC1G08DFT2G SC70 5P

3
D45 C772 7/7/2009 HP
14,25,29,33,35,38,39 SLP_S3# 1 2 1 2 1000P_0402_50V7K

5
R742 3.3K_0402_5% U43
CH751H-40PT_SOD323-2 2
1

P
IN1
1 O 4 PW R_GD 12,29
C773 2
38 VCCP_POK IN2

1
3300P_0402_25V7K MC74AHC1G08DFT2G SC70 5P

3
2 R744 R743
1 2 4.99K_0402_1%
1M_0402_5%
+5VALW

0.1U_0402_16V4Z

2
1
@
VTTPWRGOOD 4

C1056
U42B
1 @ 2 2 1 5

P
43 GFXVR_PWRGD +

1
R745 3.3K_0402_5% R747 10K_0402_5% 2
O 7
2VREF_393 2VREF_393 6 R748
-

G
3300P_0402_25V7K
1 2 ESD request 9/16 2.49K_0402_1%
+3VS
R749 49.9K_0402_1% LM393DR_SO8

4
27.4K_0402_1%

2
+1.05VS 1 2 +1.8VS 1 2
R750 16.2K_0402_1% R763
23.2K_0402_1%
+1.5VS 1 2 R981
1

R751 R776 1 2
1 1 1M_0402_5%

1
56.2K_0402_1% C774 C913 +5VALW

3300P_0402_25V7K
B R777 B
2

8
2 49.9K_0402_1% 2 U57A
1R982 2 3

P
2
10K_0402_5% +
O 1
2VREF_393 2 -

G
2VREF_393
LM393DR_SO8

4
MDC STANDOFF
H1 H2 H3 H4 H5
H6 H7 HOLEA HOLEA HOLEA HOLEA HOLEA
HOLEA HOLEA

1
1

1
R568 R562 2 1 1M_0402_5% DB1 NO78
41.2K_0402_1%
2VREF_51125 2VREF_51125 1 2
1

1
R569 +3VALW
71.5K_0402_1% C910 +5VALW
1000P_0402_25V8J H12 H13 H14 H15 H21 H22 H23

2
C 2 HOLEA HOLEA HOLEA HOLEA HOLEA HOLEAHOLEA C
2

R563
U338 3.3K_0402_5%
1

1
IN+
5

1
VCC+
2 GND
R564 1 2 3.3K_0402_5% R565 2 1 10K_0402_5% 4
40 1.05VM_LAN_POK OUT
3 M_PWROK
IN- M_PWROK 14
+3VM R566 1 2 46.4K_0402_1%
LMV331IDCKRG4_SC70-5 H8 H9 H10 H11

1
+1.05VM R509 1 2 14.7K_0402_1% HOLEA HOLEA HOLEA HOLEA
D60 R570
R386 1 2 1 2 1K_0402_5%
14,29,33 PM_SLP_M#
D61

1
3.3K_0402_5% 1N4148WS-7-F_SOD323-2 2 1 7/15/2009 Johnson
2
1

09/2/7 HP just change part CH751H-40PT_SOD323-2 R571 1 2 1M_0402_5%


1

number, waiting R567


86.6K_0402_1% C527 H17 H18 H19 H20
for database HOLEA HOLEA HOLEA HOLEA
12
2

C816
2

3300P_0402_50V7K 0.068U 16V K X7R 0402

1
ZZZ1

FM1 FM2 FM3 FM4


1 1 1 1
D D

PCB-MB

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
POK CKT
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 32 of 47
1 2 3 4 5 6 7 8
1 2 3 4 5

+1.05VM_LAN to +1.05VS Transfer +3VALW to +3VM Transfer Discharge circuit-2 for V-M
+3VALW Q40 +3VM
AP2301GN 1P_SOT23
+1.05VM_LAN +1.05VS +3VS
+1.05VM +3VM

D
3 1

C777
SI7326DN-T1-E3_PAK1212-8

0.1U_0402_16V4Z
U45

1
C779

0.1U_0402_16V4Z

G
1 1 1

2
2 SI1 NO64 1 R761 C778 R760

0.1U_0402_10V6K

0.1U_0402_10V6K

0.1U_0402_10V6K

0.1U_0402_10V6K

0.1U_0402_10V6K
C1036

C1037

C1038

C1039

C1040
5 3 47K_0402_5% 10U_0805_10V4Z R759 470_0402_5%
470_0402_5% 1 1 1 1 1
2 2
C780

10U_0805_10V4Z

C781

0.1U_0402_16V4Z

C783

10U_0805_10V4Z

1 2

1 2
A 2 A
1 1 1

4
R983 R762 D D
LAN_EN PM_SLP_M LAN_EN Q42 2 2 2 2 2
1 2 1 2 2 2
0_0402_5% 4.7K_0402_5% G G SSM3K7002F_SC59-3
2 2 2 S Q41 S

3
RUNON SSM3K7002F_SC59-3 @ @

1
D

14,29,40 PM_SLP_LAN# 2 Q43


G SSM3K7002F_SC59-3
S

3
+1.05VS

+3VALW to +3VS Transfer

0.1U_0402_10V6K

0.1U_0402_10V6K

0.1U_0402_10V6K
C1041

C1042

C1043
1 1 1
B+ +3VALW +3VS
SI7326DN-T1-E3_PAK1212-8
U46
+1.05VM_LAN to +1.05VM Transfer +1.5V to +1.5VS Transfer
2 2 2
1
1

2 +1.05VM_LAN +1.05VM +1.5V SI1 NO80 +1.5VS


0.1U_0402_16V4Z

10U_0805_10V4Z
1 5 3
C785

C786
R764 1 1 SI7326DN-T1-E3_PAK1212-8 SI7326DN-T1-E3_PAK1212-8
330K_0402_5% C784 U55 SI1 NO64 Q61
1 1
2

2 10U_0805_10V4Z
2 2
2 2
5 3 5 3
RUNON

C892

10U_0805_10V4Z

C893

0.1U_0402_16V4Z

C895

10U_0805_10V4Z

C899

10U_0805_10V4K

C900

0.1U_0402_10V6K

C901

0.1U_0402_10V6K

C902

10U_0805_10V4K
1 C986
1

2VREF_51125

330U_B2_2VM_R15M
1 1 1 1 1 1 1

4
J3 + R984
B SHORT PADS R765 R766 1 2 B
1 2

820K_0402_5% 470_0402_5% @ 0_0402_5%


D 2 2 2 2 2 2 2 2
2

SLP_S3 2 Q45 1

0.1U_0402_10V6K

0.1U_0402_10V6K
C1044

C1045
G SSM3K7002F_SC59-3 C787
S 0.01U_0402_16V7K Q68 1 1
3

R974 330K_0402_5% SSM3K7002F_SC59-3


2 RUNON

S
B+ 1 2 1 3 RUNON 7
1

D
Q46 R1025 2 2
29,35,42 ADP_PRES 2
G SSM3K7002F_SC59-3 1 2

G
2
1
D 820K_0402_5% PM_SLP_M
S
3

29,35,42 ADP_PRES 2
G Q71
S SSM3K7002F_SC59-3
3

10/17 HP correct it
EMI requet 8/22
+5VALW to +5VS Transfer SI1 NO46
+3VL +3VL +3VL +VCCP +GFX_CORE

1
+5VALW +5VS
1

1
SI7326DN-T1-E3_PAK1212-8 R1109 R1108
U47 R767 R768 R915 470_0402_5% 470_0402_5%
1 100K_0402_5% 100K_0402_5% 100K_0402_5%
0.1U_0402_16V4Z

2
5 3
2

2
C788

1 1

3
C C789 SLP_S4 PM_SLP_M C
1 26 SLP_S4
10U_0805_10V4Z SLP_S3
7 SLP_S3
4

C790 Q86A Q86B


1

1
10U_0805_10V4Z 2 2 D D D SLP_S3 2N7002DWH_SOT363-6 SLP_S4 2N7002DWH_SOT363-6
2 5
2 Q48 Q49 14,29,32 PM_SLP_M# PM_SLP_M# Q60
14,40 SLP_S4# 2 14,25,29,32,35,38,39 SLP_S3# 2 2
G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3

4
S S S
3

3
RUNON

Discharge circuit-1
+1.05VS +3VS +1.5VS +5VS +1.8VS +1.5V +0.75VS
09/6/30 HP
1

2
R769 R770 R771 R772 R773 R774 R775
470_0402_5% 220_0402_1% 470_0402_5% 470_0402_5% 470_0402_5% 470_0402_5% 22_0402_5%
2

1
1

1
D D D D D D D
SLP_S3 2 Q50 SLP_S3 2 Q51 SLP_S3 2 Q52 SLP_S3 2 Q53 SLP_S3 2 Q54 SLP_S4 2 Q55 SLP_S3 2 Q56
G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3 G SSM3K7002F_SC59-3
S S S S S S S
3

3
D D

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/12/31 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DC/DC Circuits
Size Document Number R ev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.3

om
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: W ednesday, December 09, 2009 Sheet 33 of 47

l.c
1 2 3 4 5

ai
tm
ho
f@
in
xa
he
1 2 3 4

ADP_SIGNAL
PJP1
3 GND1 SINGAL 5

4 GND2 ADPIN VIN


6 GND_1
1 PL1
PWR1 SMB3025500YA_2P
A 7 GND_2
A

ADPIN 1 2
8 GND_3

100P_0402_50V8J

1000P_0402_50V7K
9 GND_4 PWR2 2

1
PC3

1
PC1

PC4
@FOX_JPD113E-LB103-7F 100P_0402_50V8J PR1
@15K_0402_5%
PC2

2
1000P_0402_50V7K

2
PD1
@PJSOT24CH 3P C/A SOT-23

VMB_A BATT_A
PJP2 PL2
1 SMB3025500YA_2P
1
2 2 1 2
3 3
4 4

1
5 5 2 1
6 PR2 1M_0402_1%
6 PC5 PC6
7

2
7 1000P_0402_50V7K .01U_0402_50V4Z
8 8

@SUYIN_200046GR008G102ZR_8P-T 100P_0402_50V8J

100P_0402_50V8J

100_0402_5%
1

1
100_0402_5%
1K_0402_5%

B B
1

1
PR6
PR3

PC7

PR5

PC8
PC9
100P_0402_50V8J
2

2
+3VL VL PR88
2

2
69.8K_0402_1%
1 2
1

PR4
100K_0402_5%
PQ29 PR89 AB1A_DATA 29
MMBT3906H PNP SOT23-3 100K_0402_1%
2

E
29 THM_MAIN#
2

B
2 AB1A_CLK 29
1

D C
1

2
G PD17
1

S BAV99WT1G_SC70-3
3

PQ30
SSM3K7002FU_SC70-3 PR91 PR90 VL
220K_0402_5% 150K_0402_1% +3VL
2

PH1 under CPU botten side :


2

PD15
CPU thermal protection at 90 +-3 degree C
PR92 BAV99WT1G_SC70-3 PD16
294K_0402_1% BAV99WT1G_SC70-3
(Need to be checked)
42 OCP_ADJ 1 2
C C

VMB_B BATT_B
PCN1 PL3 2VREF_51125
SMB3025500YA_2P
1 1 2 PR8 VL
BATT+
470K_0402_1%
2 PR7 Close to CPU 1 2 PR10
SMD
1

2
3 1K_0402_5% 100K_0402_5%
SMC PH1
B/I 4 1 2
5 PC11 PC10 100K_0603_1%_TSM1A104F4361RZ EN0 37
2

TS 1000P_0402_50V7K .01U_0402_50V4Z
6 PR12

1
GND
2

8
53.6K +-1% 0603

1
D
100P_0402_50V8J

@SUYIN_20163S-06G1-K 1 2 5

P
+
100P_0402_50V8J

100_0402_5%

7 2 PQ1
O
2

1
100_0402_5%

1 6 G SSM3K7002FU_SC70-3
-
1

G
@0.1U_0402_10V6K
PR14

PC28

PR15

PC1103

PC12
0.1U 25V K X7R 0603 PU15B S

3
PR16
PC27

PR11 PC29 LM393DR SO 8P


1

4
19.1K +-1% 0402
PJSOT24CH 3P C/A SOT-23

PJSOT24CH 3P C/A SOT-23

1K_0402_5% 100P_0402_50V8J 1 2
2

2
2
2VREF_51125 PR13
1

2
+3VL
75K_0402_1%

1
2

PR17 PC13
PR9 150K_0402_1% 1000P_0402_50V7K

2
PD2

PD3

210K_0402_1%

2
AB1B_DATA 29
1

29 THM_TRAVEL# AB1B_CLK 29
D D

PD19
BAV99WT1G_SC70-3
1

PD20
BAV99WT1G_SC70-3 0.1
PD18
BAV99WT1G_SC70-3 +3VL
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title
2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DC-IN/ BATTERY CONN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-4902P
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 34 of 44
1 2 3 4
A B C D

B+
VIN P2 P4 P4
PL101
PQ101 PQ102 @HCB2012KF-121T50_0805 PQ103
AO4407L 1P SO8 AO4407AL 1P SO8 PR102 1 2 AO4407AL 1P SO8
1 8 8 1 0.01_2512_1% 1 8
2 7 7 2 1 4 CHG_B+ 2 7
3 6 6 3 3 6
5 5 2 3 1 2 5

47U 25V M D ESR0.36 FK

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K
PL103 1
4

4
ACN

1
ACP
ACDET 1.2UH +-30% 1231AS-H-1R2N=P3 2.9A
+3VL

PC125

PC102

PC103

PC104
1 1 2 1 2 PC105 + 1

0.1U_0603_50V7K
PR103 1 2 1U_0603_6.3V6M

2
1

2
PC101 47K_0402_5% 1 2
0.1U_0603_25V7K PR104 2

1
1 2 PR105 56K_0402_1% PR106

PC108
PR101 15K_0402_5% 0_0402_5%
1

200K_0402_5% PC107 +3VL PC106 CHG_B+

1 2

1
0.01U_0402_16V7K @0.1U_0603_25V7K
PR111 D CHGEN# P2
150K_0402_5% 2
G
2

1
S PQ104

3
ADP_EN# VL SSM3K7002FU_SC70-3 PR110

ACP
LPREF

ACSET

ACDET

LPMD

ACN

CHGEN
29 10_0805_1%
TP

5
6
7
8
PR109 1 2
1 2 0_0402_5% PQ106
SLP_S3# 1 2 8 IADSLP PVCC 28 1 2 AO4466L 1N SO8
BATT P2 PR138 PC110
PC109
100K_0402_5% 1U_0805_25V6K 0.1U_0402_10V7K
1 2
14,15,25,29,32,33,37,38,39 9 27 BST_CHG 1 2 1 2 4
PR135 AGND BTST PR121
8

100K_0402_1% PR139 BQ24740VREF PU101 0_0402_5%


1 2 3 1M_0402_5% 1 2 10 BQ24740RHDR_QFN28_5X5 26 DH_CHG 1 2 BATT
P

+ PC111 VREF HIDRV PR145 PL102 PR112


O 1

3
2
1
1 2 2 1U_0603_6.3V6M +3VL 0_0402_5% 10UH +-20% #919AQ-H-100M=P3 5.3A 0.01_1206_1%
-
G

PU10A 11 25 LX_CHG 1 2 1 2
VDAC PH
23.7K_0402_1%

PR136 LMV393DR2G SO 8P OP COMPARATOR


4
1

5
6
7
8
100K_0402_1% PD102

2
PR113 VADJ 12 24 REGN 2 1
VADJ REGN
PR140

2 PR141 2
453K_0402_1%

4.7U_0805_25V6-K

4.7U_0805_25V6-K
RLS4148_LL34-2 4.7_1206_5%
13 23 DL_CHG
2

2
EXTPWR LODRV

1
29 BAT_PWM_OUT 1 2 4

1 1

PC112

PC113
1 2 PR114
422K_0402_1% 1 14 22

2
ISYNSET PGND
1

PR137 PR115 PC126

DPMDET
1
24.3K +-1% 0603 PC116 1M_0402_1% PC118 680P_0603_50V8J

IADAPT
1 2

SRSET

CELLS

3
2
1

2
1
1U_0603_6.3V6M 1U_0603_10V6K PC117

SRN

SRP
2

BAT
PR116 CELLS 0.1U_0402_10V7K
2

43.2K_0402_1% PQ107
29

2
AO4468L 1N SO8

15

16

17

18

19

20

21
PR117
100K_0402_5%
PR118

BATT

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K
255K_0402_1% IADAPT

1
P2
1 2
+3VL 42 IADAPT

PC114

PC115

PC128
PC119
AC Detector
1

100P_0402_50V8J

2
PR119
200K_0402_1% PR120
High 11.85
SRSET 42
22K_0402_5% Low 10.55
8
2

1
5 2 1 CHGCTRL 29
P

+ PR122
O 7
1

1
6 ADP_PRES 29,36,42 210K_0402_1% PC120 PC121

2
-
G

1
PU103B PR124 0.1U_0603_50V7K @0.1U_0603_25V7K
PR123
41.2K_0402_1% LMV393DR2G SO 8P OP COMPARATOR 147K_0402_1%
4

3 PC122 3

2
1U_0603_6.3V6M
2

2VREF_51125 +3VL

100K_0402_5%
PR125 +3VL
Charge Detector

1
604K_0402_1%
High 17.588

PR126
1 2
PR142
Low 17.292 11K_0402_5% +5VALW

3
E
IADAPT 1 2 1

1 2
VIN P2 VL B
PQ108 +IN
2

1
MMBT3906H PNP SOT23-3 5
V+
76.8K_0402_1%

@76.8K_0402_1%

C
PR133 2

1
V-
1

+3VL PC127
220K_0402_5%

2
1
PR128

PR127

1 2 ACDET 1U_0603_10V6K 4
OUTPUT PMC 29
1

PR150 3
2

-IN

1
PC124 PD103 CHGEN# 47K_0402_5%
2

0.1U_0402_10V7K PR129 PR130 PR132


2

1K_0402_5% 1SS355_SOD323-2 D PU104


22K_0402_5% 300K_0402_5%
3 CHGCTRL 1 2 2 1 2 PQ109 LMV321AS5X_G SOT23 5P OP
P

+ AC_AND_CHG G
1 BSS138LT1G 1N SOT23 W/D

2
O
1

2 AC_ADP_PRES S
3

-
G

PU103A 1 2
PR131
1

LMV393DR2G SO 8P OP COMPARATOR 29,36,42


4

1
10K_0603_0.1% PC123 PR143
0.047U_0402_16V7K PR134 PR144 39.2K_0402_1%
2

Note: X7R type 49.9K_0402_1%


2VREF_51125 470K_0402_5%
2

4 4

om
l.c
Security Classification Compal Secret Data Compal Electronics, Inc.

ai
tm
Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

ho
Charger

f@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev

in
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
LA-4902P 0.1

xa
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

he
Date: Wednesday, December 09, 2009 Sheet 35 of 44
A B C D
A B C D

B++ PR1101 51125_PWR


0_0402_5%
1 2 2 1 1 2
PR1100 Vin PD1102
1M_0402_5% PD1101

1
2VREF_51125 2 1 1SS355_SOD323-2
VL +3VL
BATT 1SS355_SOD323-2 PD1110
1 RLZ27V

1
BATT_A

2
1
PR1103 PD1100
1

10K_0402_5% PR1104 CH715FPT SC70 PR1106


PC1100 100K_0402_5% BATT_B 2 100_0805_5%
2

2
8
PR1105 0.1U_0603_50V4Z 1 1 2

2
1
93.1K_0603_1% 5 3
1

P
+
7 BAT_ALARM 29
2

O
6 -

G
PU10B
B+_DEBUG
1

1
LMV393DR2G SO 8P OP COMPARATOR
PR1109 4 PC1102
20K_0402_1% 0.1U_0603_50V4Z

2
2
1

PR1110 D
8.06K_0402_1% 2 CFET_B
G
S PQ1100
2

SSM3K7002FU_SC70-3

PQ1102 PR1112
0_0402_5%

S
BATT_IN

D
3 1 1 2
32 LATCH
BSS84LT1G_SOT23-3

G
2
BATT
2 2

3
PR1114
470K_0402_5% PQ1113B

2
2N7002KDWH 2N SOT363-6 PANJIT
BATT_IN5

1
PR1115
2 470K_0402_5%

4
PQ1105

1
1
PMBT2222A_SOT23-3

3
PR1117
10K_0402_5% PQ1113A

6
2N7002KDWH 2N SOT363-6 PANJIT

1
CFET_A 1 2

6 2
CFET_A PR1118
PD1106 PD1107 2 4.7K_0402_5%
PR1119 1SS355_SOD323-2 SX34H SMA
10K_0402_5% 1 2

2
BATT_A_P
1 2 2
PQ1106A
2N7002KDWH 2N SOT363-6 PANJIT

1
3

1
PQ1106B 5 5
2N7002KDWH 2N SOT363-6 PANJIT 3 6 6 3 PR1120
BATT_IN 5 2 7 7 2 470K_0402_5%
1 8 8 1
BATT BATT_A

2
PQ1107 PQ1108
AO4407AL 1P SO8 AO4407AL 1P SO8
3
FET_A 29 3

PQ1109 PQ1110
AO4407AL 1P SO8 AO4407AL 1P SO8 BATT_B

1
1 8 8 1

PMBT2222A_SOT23-3
2 7 7 2 PR1121

470K_0402_5%
3 6 6 3 470K_0402_5%
PR1122 5 5

2
470K_0402_5%

2
BATT_B_P
4

4
PR1124
2

1
PQ1111
2

1
1 2
PR1125

3
1
PD1108 4.7K_0402_5%
FET_B 29PR1126 SX34H SMA
10K_0402_5% 1 2

2
PD1109
3 2

3
1SS355_SOD323-2
PQ1114B
PQ1112B 2N7002KDWH 2N SOT363-6 PANJIT
2N7002KDWH 2N SOT363-6 PANJIT 5
1 2 5
PR1127

4
10K_0402_5%
4

CFET_B
CFET_B

6
6

PQ1114A
PQ1112A 2N7002KDWH 2N SOT363-6 PANJIT
4 2N7002KDWH 2N SOT363-6 PANJIT BATT_IN2 4
BATT_IN 2

1
1

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Battery selector
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-4902P
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 36 of 44
A B C D
A B C D E

2VREF_51125

1
PC302
1U_0603_16V6K

2
1 1

PR301 PR302
13.7K_0402_1% 30.9K_0402_1%
+3VALWP 1 2 1 2 +5VALWP

PR303 PR304
B+ B++
20K_0402_1% 20K_0402_1%
B++
PL301 1 2 1 2
HCB2012KF-121T50_0805

1 2 +3VLP

ENTRIP2

ENTRIP1
4.7U_0805_25V6-K
1000P_0402_50V7K
0.1U_0402_25V6

PR305 PR306

4.7U_0805_25V6-K

4.7U_0805_25V6-K
0.1U_0402_25V6
1000P_0402_50V7K
107K_0402_1% 75K_0402_1%
1

PQ301 1 2 1 2

1
PC318

PC304

PC305

PC306
SIS412DN-T1-GE3 1N POWERPAK1212-8
PC301

PC317

PC303
2

2
5

5
1
PC307 PQ302

VREF
ENTRIP2

VFB2

TONSEL

VFB1

ENTRIP1
2.2U_0805_10V6K 25 SIS412DN-T1-GE3 1N POWERPAK1212-8
P PAD

2
4UG1_3V 7 VO2 VO1 24 UG1_5V 4

2 8 23 PR308 PC309 2
VREG3 PGOOD 2.2_0402_5% 0.1U_0402_10V7K
PR307
PR309 1 2 1 2 BST_3V 9 22 BST_5V 1 2 1 2 PR310
1
2
3

3
2
1
0_0402_5% VBST2 VBST1 0_0402_5%
PC308 2.2_0402_5%
PL302 1 2 0.1U_0402_10V7K UG_3V 10 DRVH2 DRVH1 21 UG_5V 1 2 PL303
4.7UH +-20% MSCDRI-74D-4R7M-E 4A 4.7UH_PCMC063T-4R7MN_5.5A_20%
2 1 LX_3V 11 20 LX_5V 1 2 +5VALWP
+3VALWP LL2 LL1
LG_3V 12 19 LG_5V
DRVL2 DRVL1

1
SKIPSEL
1

PR312

VREG5

VCLK
1 PR311 PQ304 +3VL 4.7_1206_5% 1

GND
EN0

VIN
4.7_1206_5% AON7406L 1N DFN
PC310 + +

2
150U 6.3V M B2 LESR45M PR313 PU301 4 PQ303
2

13

14

15

16

17

18

1
4 @1M_0402_1% TPS51125RGER_QFN24_4X4 AON7702L 1N DFN PC311

1
2 2 150U 6.3V M B2 LESR45M
B++ 1 2 +5VLP
1

PR314
PC312 @100K_0402_5% PC313

3
2
1

2
1000P_0603_50V8J 1000P_0603_50V8J
2

1
2
3

2
RPGOOD 14
51125_PWR

1
1 2 B++

1
0.1U_0603_25V7K
PR319

@10U_0805_10V6K
PR315 2VREF_51125 @0_0402_5%
@620K_0402_5%
6 ENTRIP1

3 ENTRIP2

+3VEXTLP

2
22U_0805_6.3V6M
2

3
+5VLP 3

PC314

PC322

1
PU303

1
1 PC320
VIN

PC315
PQ305A PQ305B PR322

1
220K_0402_5%
2N7002KDWH 2N SOT363-6 PANJIT 2N7002KDWH 2N SOT363-6 PANJIT PC319 5 64.9K_0402_1% 2.2U_0603_10V6K

2
PJP301 10U_0805_10V6K VOUT
2 5 2

2
GND

PR325
+5VALWP 1 2 +5VALW (4.5A,180mils ,Via NO.= 9)

2
4
1

FB
PAD-OPEN 4x4m 3

2
EN

1
PJP303 29 DEBUG_KBCRST

1
PR316 1 2 +3VALW (3A,120mils ,Via NO.= 6) P2 APL5317 PR323
100K_0402_5% +3VALWP 20K_0402_1%
1 2 +5VLP PR326
VL PAD-OPEN 4x4m

2
1
PU302 470K_0402_5%

1
LMV321AS5X_G SOT23 5P OP

2
PJP302 PR320 1 PR324
PR317 255K_0402_1% +IN 16.5K_0402_1%
+3VLP 2 1 +VREG3_51125
330K_0402_5% 5

2
PAD-OPEN 2x2m V+
2 1 2
KBC_PWR_ON 29

2
V-

1
PJP304 PC321 4 1 2 2 1
OUT
1

11.5K_0402_1%
100K_0402_5%

+5VLP 2 1 VL 3 -IN

PR321
1U_0603_10V6K PR327
2
PR328

PAD-OPEN 2x2m 680K_0402_5% PD304


1SS355_SOD323-2

2
1

D
2

2 PJP305
G 2 1
4
S
+3VEXTLP +3VL 4
3

PQ307 2 1 PAD-OPEN 2x2m


SSM3K7002FU_SC70-3 PD305 DEBUG_KBCRST 29,31,42
1SS355_SOD323-2

om
l.c
2 1
PD301 VCC1_PWRGD 29,31,42 Security Classification Compal Secret Data Compal Electronics, Inc.

ai
tm
1SS355_SOD323-2 2008/09/15 2009/09/15 Title
Issued Date Deciphered Date

ho
3.3VALWP/5VALWP

f@
EN0 34 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev

in
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-4902P 0.1

xa
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

he
Date: Wednesday, December 09, 2009 Sheet 37 of 44
A B C D E
A B C D

1 1

B+ PL401
HCB2012KF-121T50_0805
1 2 VCCP_B+

+3VS +VCCP

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K
0.1U_0402_25V6
@680P_0603_50V7K

@680P_0603_50V7K

1000P_0402_50V7K
2

1
PC418

PC417

PC416

PC401 1 2

PC402

PC403

PC404
PR427 PR401 PR417
1

2
10K_0402_5% @10K_0402_5% 1 2 1 2 0_0603_5%
PR402

BST_VCCP
2.2_0603_5% PC405

DH_VCCP
2

LX_VCCP
0.22U_0603_16V7K
+5VALW
32 VCCP_POK

DH_VCCP1
1

5
6
7
8
PR403
0_0402_5% PR404 PQ401

17

16

15

14

13
PU401 2.2_0603_5% AO4474L 1N SO8
1 2

PHASE

UG

BOOT
GND

PGOOD
+6269_VCC

2
4
1 VIN PVCC 12 1 2 PC406
+6269_VCC 2.2U_0603_6.3V6K

3
2
1
2 11 DL_VCCP PL402
VCC LG 0.47U 20% FDVE0630-H-R47M=P3 17.7A
1

PC407 PR405 1 2
2

2.2U_0603_6.3V6K 0_0402_5%
+VCCP 2

1 2 3 10
2

FCCM PGND

330U 2V Y D2 LESR9M EEFSX H1.9

330U 2V Y D2 LESR9M EEFSX H1.9

330U 2V Y D2 LESR9M EEFSX H1.9


1 1 1

1
PR408

PC408

PC409

PC410
+ + +
1 2 4 9 SE_VCCP 1 2 4.7_1206_5%
14,15,25,29,32,33,35,37,39 SLP_S3# EN ISEN PR407
PR406
COMP
7.87K +-1% 0402 2 2 2

FSET
@0_0402_5%

2
VO
4
FB
1

2
1 2 ISL6269ACRZ-T_QFN16
32 VCCP_EN
5

8
PR428 PC412
PC411 PQ402
0_0402_5%
2

3
2
1

1
@10K_0402_5% +VCCP AON6718L 1N DFN 1000P_0603_50V7K
FB_VCCP
25.5K +-1% 0402

0.01U_0402_16V7K
1

1
PR409

49.9K_0402_1%

(18A,720mils ,Via NO.= 36)


PR410

PC413
2
1

6800P_0603_50V7K
2

PC414
22P_0402_50V8J
2

1
PC415
2

3 3

1 2 1 2 1 2 +VCCP
7 H_VTTVID1 PR416 PR411 PR413
75K +-1% 0402 1.58K_0402_1% 10_0402_5%
1

H_VTTVID1= Low, 1.1V PR412 1 2


1.96K_0402_1% PR414 VTT_SENSE 7
H_VTTVID1= High, 1.05V
1
@0.1U_0402_25V6

0_0402_5%
2

1 2
VSS_SENSE_VTT 7
PC419

PR415
2

0_0402_5%

4 4

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
1.05V_VCCP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.1
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 38 of 44
A B C D
A B C D

1 1

+1.5V
PU601
1 VIN VCNTL 6 +5VALW

10U_0805_6.3V6M

@10U_0805_10V4Z
2 GND NC 5

1
3 VREF NC 7

1
PC601

PC602
+5VALW PR601
4 8 PC603

2
1K_0402_1% VOUT NC 1U_0603_10V6K

2
9

2
TP

1
PR604
47K_0402_5% PR602 G2992F1U_SO8
1 2
14,15,25,29,32,33,35,37,38 SLP_S3#

6
10K_0402_5%

0.1U_0402_10V7K
+0.75VSP

1
1 2 2 PR603

3
1K_0402_1%

1
PD601 PQ601A

1
1SS355_SOD323-2 2N7002KDWH 2N SOT363-6 PANJIT PC605

PC604
5 10U_0805_6.3V6M

2
1
PQ601B

4
2N7002KDWH 2N SOT363-6 PANJIT
PC606

2
0.1U_0402_16V7K
2 2

PJP601

+0.75VSP 1 2 +0.75VS (2A,80mils ,Via NO.= 4)


PAD-OPEN 3x3m

PR605
0_0402_5%
1 2
SLP_S3# 39,41,45
2

1
316K_0402_1% @PC607
PR607 0.1U_0402_16V7K

2
PR608
402K_0402_1% PU602
1

+1.8VSP 2 1 1 FB EN/SYNC 10

3 PC608 2 9 PL602 3

0.1U_0402_16V7K GND GND 1.2UH +-30% 1231AS-H-1R2N=P3 2.9A


PL601
1 2 3 SW SW 8 1 2 +1.8VSP
+5VALW HCB1608KF-121T30_0603
1 2 4 IN IN 7

22UF 6.3V M X5R 0805 H1.25

22UF 6.3V M X5R 0805 H1.25


0.1U_0402_25V6

10U 10V K X5R 0805 H1.25

10U 10V K X5R 0805 H1.25

1 2 5 BS POK 6

B340A_SMA2
PR609 PR606 <BOM Structure>
1

1
PC611

PC610

PC609

PD602

PC613

PC614
0_0402_5% 11 4.7_1206_5%
TP

2
MP2121DQ-LF-Z_QFN10_3X3
2

2
@

1
PC612 <BOM Structure>
680P_0603_50V7K

PJP602

+1.8VSP 1 2 +1.8VS (1.5A,60mils ,Via NO.= 3)


4 4
PAD-OPEN 3x3m

om
l.c
Security Classification Compal Secret Data Compal Electronics, Inc.

ai
tm
Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

ho
0.75VSP/1.8VSP

f@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev

in
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
LA-4902P 0.1

xa
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

he
Date: Wednesday, December 09, 2009 Sheet 39 of 44
A B C D
A B C D

PR516 PL501
2 1 +1.05VM_LAN_B+
14,29,32,33 PM_SLP_LAN# HCB1608KF-121T30_0603
0_0402_5% PC519 1 2 B+

4.7U_0805_25V6M

4.7U_0805_25V6M
1000P_0402_50V7K
@1000P_0402_50V7K

0.1U_0402_25V6
2

1
PC506

PC507
1 1

PC504

PC505
PR511 PC511

2
5
2.2_0402_5% 0.1U_0402_10V7K
BST_1.05V1 2 1 2

15

14
1
PU501 4
PR524 PR509 PQ502

EN_PSV

TP

VBST
255K_0402_1% 0_0402_5% SIS412DN-T1-GE3 1N POWERPAK1212-8 +1.05VMP_LAN
1 2 2 13 UG_1.05V 1 2 UG1_1.05V PL503
TON DRVH 2.2UH_PCMC063T-2R2MN_8A_20%

3
2
1
+1.05VMP_LAN 1 2 3 12 LX_1.05V 1 2
PR519 0_0402_5% VOUT LL
+5VALW 1 PR517 15.4K +-1% 0402
+5VALW 2 4 V5FILT TRIP 11 1 2

5
6
7
8

1
PR518 PR503
+1.05VMP_LAN 1 2 5 10 +5VALW
316_0402_1% VFB V5DRV PR513
4.12K_0402_1% 1
1

1
6 9 LG_1.05V 4.7_1206_5%
PGOOD DRVL

1
PGND
PC520 PC521 +

GND

2
1U_0603_10V6K 1 2 4.7U_0805_10V6K 4
2

2
PC526 PC514 PC515

2
1
@10P_0402_50V8J TPS51117RGYR_QFN14_3.5x3.5 PQ504 4.7U_0805_6.3V6K 2 220U_B2_2.5VM_R25M

8
1
AO4712L 1N SO8 PC517
PR504 1000P_0603_50V8J

3
2
1

2
10K_0402_1%

2
2 2

1.05VM_LAN_POK 32

PJP501

+1.05VMP_LAN 1 2 +1.05VM_LAN (8A,320mils ,Via NO.= 16)


PAD-OPEN 4x4m

PR521 PL504
2 1 1.5V_B+
14,33 SLP_S4# HCB1608KF-121T30_0603
0_0402_5% PC524 1 2 B+
1

0.1U_0402_25V6

1000P_0402_50V7K
@1000P_0402_50V7K

4.7U_0805_25V6M

4.7U_0805_25V6M
2

1
PC501

PC502

PC508

PC509
5
PR510 PC510

2
2.2_0402_5% 0.1U_0402_10V7K
BST_1.5V 1 2 1 2
15

14

4
1

3 PU502 3

PR523 PR508 PQ501


EN_PSV

TP

VBST

255K_0402_1% 0_0402_5% SIS412DN-T1-GE3 1N POWERPAK1212-8 +1.5VP


1 2 2 13 UG_1.5V 1 2 UG1_1.5V PL502

3
2
1
TON DRVH 2.2UH_PCMC063T-2R2MN_8A_20%
+1.5VP 1 2 3 12 LX_1.5V 1 2
PR520 0_0402_5% VOUT LL
+5VALW 1 PR515 15.4K +-1% 0402
+5VALW 2 4 V5FILT TRIP 11 1 2

5
6
7
8

1
PR522 PR501
+1.5VP 1 2 5 10 +5VALW
316_0402_1% VFB V5DRV PR512
10.2K_0603_0.1% 1
1

6 9 LG_1.5V 4.7_1206_5%
PGOOD DRVL

1
PGND

PC522 PC523 +
GND

2
1U_0603_10V6K 1 2 4.7U_0805_10V6K 4 PC513
2

PC525 4.7U_0805_6.3V6K PC512

2
1
@10P_0402_50V8J TPS51117RGYR_QFN14_3.5x3.5 2 220U_B2_2.5VM_R25M
7

8
1

PC516
PR502 1000P_0603_50V8J

3
2
1

2
10K_0603_0.1%
PQ503
AO4712L 1N SO8
2

1.5V_POK 32

PJP502

+1.5VP 1 2 +1.5V (8A,320mils ,Via NO.= 16)


4 4

PAD-OPEN 4x4m

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
1.5VP/1.05VMP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.1
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 40 of 44
A B C D
8 7 6 5 4 3 2 1

+VCCP

H _VID0 2 1 PR266 @1K_0402_5% H _VID0 2 1 PR280 1K_0402_5%

H _VID1 2 1 PR267 @1K_0402_5% H _VID1 2 1 PR281 1K_0402_5%


CPU_B+ PL201
H _VID2 2 1 PR268 1K_0402_5% H _VID2 2 1 PR282 @1K_0402_5% SMB3025500YA_2P
2 1 B+
H H _VID3 2 1 PR269 @1K_0402_5% H _VID3 2 1 PR275 1K_0402_5% H

1000P_0402_50V7K

2200P_0402_50V7K

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K

@680P_0603_50V7K

@680P_0603_50V7K

100U 25V M D8 (6.3X7.7) FK


0.1U_0402_25V6
H _VID4 2 1 PR270 @1K_0402_5% H _VID4 2 1 PR276 1K_0402_5%
1

PC206
7 H_VID0 H _VID0 H _VID5 2 1 PR271 1K_0402_5% H _VID5 2 1 PR277 @1K_0402_5%

1
PC201

PC207

PC203

PC208

PC204

PC241

PC212

PC213
+

PC202
7 H_VID1 H _VID1 H _VID6 2 1 PR272 @1K_0402_5% H _VID6 2 1 PR278 1K_0402_5%

2
H _VID2 PROC_DPRSLPVR 2 PROC_DPRSLPVR 2 2
7 H_VID2 1 PR273 1K_0402_5% 1 PR279 @1K_0402_5%

5
6
7
8
7 H_VID3 H _VID3

7 H_VID4 H _VID4

7 H_VID5 H _VID5 PR208 PC209 UGATE1_CPU24


2.2_0603_5% 0.22U_0603_10V7K
7 H_VID6 H _VID6 BOOST_CPU2 2 1 1 2 PR249
0_0603_5% PQ201
13,15,30 PM_PWROK 1 2 PR209 0_0402_5% UGATE_CPU2 2 1 AO4474L 1N SO8 PL202

3
2
1
G 0.36UH 20% PCMC104T-R36MN1R105 30A G

7 PROC_DPRSLPVR PROC_DPRSLPVR PHASE_CPU2 1 4 +CPU_CORE


L F2 2 3 V 2N

5
12 CLK_EN#

3.65K +-1% 0603


1

1
+3VALW

4.7_1206_5%

10K_0402_1%

1
PR211
PR215

PR213

PR214
47K_0402_1% PR216
1 2 CLK_EN# 1_0402_5%
LGATE_CPU2 4

2
PR219

2
0_0402_5% VSUM-

1000P_0603_50V7K
1 2

1
15 VGATE

3
2
1

PC210
PQ202
TPCA8036-H 1N SOP-ADV

2
ISEN2
VSUM+
+VCCP 1 2 PR221 @1K_0402_5%
F F

7 PSI# PSI#

2 1 PR283 1K_0402_5%

1 2
PR223 147K_0402_1%
PC211
1U_0603_10V6K
40
39
38
37
36
35
34
33
32
31

+VCCP 1 2
PR224 PU201 1 2
68_0402_5%
CLK_EN#

VID6
VID5
VID4
VID3
VID2
VID1
VID0
DPRSLPVR
VR_ON

1 2
4 H_PROCHOT# PR225 30
0_0402_5% BOOT2
UGATE2 29
1 PGOOD PHASE2 28
PC220 @56P_0402_50V8 2 27
PSI# VSSP2
1 2 3 RBIAS LGATE2 26
4 VR_TT# VCCP 25 +5VALW
PR227 @4.02K_0402_1% 5 24
E NTC PWM3 E
1 2 1 2 6 VW LGATE1 23
PH202 7 22
@470K_0402_5%_TSM0B474J4702RE COMP VSSP1
8 FB PHASE1 21
1 2 9 PR228
ISEN3
UGATE1

10 0_0402_5%
BOOT1
ISUM+

ISEN2
ISEN1

ISUM-
8.06K_0402_1%

1000P_0402_50V7K

VSEN

IMON

PC221 1 2
VDD
RTN

VIN

22P_0402_50V8J 41 AGND
1

PC222

1
PR235

ISL62883HRZ-T_QFN40_5X5
11
12
13
14
15
16
17
18
19
20
2

390P_0402_50V7K PC223
2

1 2 1 2 1U_0603_10V6K
2

PR236
562_0402_1% PC224
PR239 0_0402_5%
1 2 1 2 1 2
PC225
10P_0402_25V8J PR238 PR242 0_0402_5% IMVP_IMON 7
D <BOM Structure> 3.16K +-1% 0402 1 2 CPU_B+ PR240 D
1 2 1 2 @442K_0402_1%
PC227 PR241 1 2 +1.05VS
150P_0402_50V8J 412K_0402_1% PR244 1_0402_5%
1 2 CPU_B+
+5VALW
0.047U_0603_16V7K
1

1
1U_0603_10V6K

0.22U_0603_25V7K
PC228

PC229

ISEN2
2

2
0.22U_0603_10V7K

0.22U_0603_10V7K

1000P_0402_50V7K

2200P_0402_50V7K

4.7U_0805_25V6-K

4.7U_0805_25V6-K
0.1U_0402_25V6
ISEN1
1

5
6
7
8

4.7U_0805_25V6-K

4.7U_0805_25V6-K
PC230
1

1
PC231

PC252
PR246
BOOST_CPU1
2
PC236

PC237

PC232

PC233

PC234

PC238

PC239
11K_0402_1% PR274
0_0603_5%
2

2
UGATE_CPU1 2 1 UGATE1_CPU1 4
VSSSENSE
VSUM-
PR248 PC240
C 2.2_0603_5% 0.22U_0603_10V7K C

3
2
1
VSUM+ 2 1 1 2 PQ205
AO4474L 1N SO8
PL204
82.5_0402_1%

0.36UH 20% PCMC104T-R36MN1R105 30A


PHASE_CPU1 1 4 +CPU_CORE
1
2.61K_0402_1%
0.047U_0603_16V7K

1
4.7_1206_5%
0.22U_0603_10V7K

PR252

L F1 2 3 V 1N

5
PR250

PR253
1

1
0.01U_0402_25V7K

3.65K +-1% 0603


7 VCCSENSE 1 2

1
10K_0402_1%
2

PR251 0_0402_5% PR257


PC242 2

PC243 2

2
1

PR255

PR256
1_0402_5%
1

PC244 LGATE_CPU1 4
PC245

330P_0402_50V7K
2

2
1000P_0603_50V7K
2

1
VSUM-

PC246
3
2
1
330P_0402_50V7K

2
1

B B
11K_0402_1%

PQ206
1

PC248

PR262

PC247 PH201 TPCA8036-H 1N SOP-ADV


1000P_0402_50V7K
PR263 0_0402_5% 10KB_0603_5%_ERTJ1VR103J ISEN1
2

7 VSSSENSE 1 2 VSUM+
2

PR260
1.3K_0402_1%
1 2 VSUM-

om
0.1U_0402_16V7K
1

PC250

l.c
ai
2

tm
A A
Security Classification Compal Secret Data Compal Electronics, Inc.

ho
Issued Date 2008/10/31 2009/10/31 Title

f@
Deciphered Date
CPU_CORE

in
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev

xa
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-3942P 0.1

he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 41 of 44
8 7 6 5 4 3 2 1
5 4 3 2 1

BQ24740VREF

1
+3VS
PR1000
165K_0402_1%

2
PC1000

2
0.22U_0603_10V7K
1 2 PR1019
10K_0402_5%
+5VS

1
0.01U_0402_16V7K
35 IADAPT 1 2 1 +IN
D PR1013 1 2 OCP# 15 D
10K_0402_1% 5 PR1020
V+ 0_0402_5%
36 CFET_A 1 2 2 V-

PC1001
PR1014 PR1023

1
150K_0402_5% @0_0402_5% D
OUTPUT 4
3 1 2 2

2
-IN

2
OCP

G
PQ1000 29 G

1
BSS138LT1G 1N SOT23 W/D S

3
1 3 3 1 PU1000 PQ1004

1
LMV321AS5X_G SOT23 5P OP PR1017 SSM3K7002FU_SC70-3

D
D

S
1

D PQ1001 2K_0402_5%
2 BSS138LT1G 1N SOT23 W/D PR1018
5,36 ADP_PRES

2
G OCP_ADJ 34 100K +-1% 0402
S PQ1002
3

2
SSM3K7002FU_SC70-3

PD1001
1SS355_SOD323-2 +3VS
PD1000 PR1011

1
ADP_SIGNAL 1SS355_SOD323-2 200K_0402_1%

1
PR1010 1 2

D
1 2 3 1 2 1 27.4K_0402_1% PR1012

3.9K_0402_5%
PR1022 PQ1003 10K_0402_5%

1
100_0402_5% BSS84LT1G 1P SOT23-3 1 PR1021

2
+5VS

PR1025

3900P_0402_50V7K
100K_0402_1% PU1

G
2

2
1 2 1 IN+
VCC+ 5
2

PC1003
2

2
GND
OUT 4

1
C
SRSET 35 PC1002 3 C
0.01U_0402_16V7K IN-

1
C LMV331IDCKRG4_SC70-5

2
1 2 2 PQ1005
PR1028 B MMBT3904WH NPN SOT323-3
100K_0402_5% E

3
VIN +3VS

1 2OCP_A_IN OCP_A_IN 29 1 2
1

PR1032
PR1030 100_0402_5% PR1016

1
68K_0402_5% 100K_0402_1%

PR1015
2

100K_0402_1%
PD1003

2
1

GLZ4.7B_LL34-2
PR1040
33K_0402_5%
1
2

PR1042
8.06K_0402_1%
ADP_EN# 35
4.7K_0402_5%

2
1
PR1045

+3VL
1

B B
8.66K_0402_1%

E
2

3
PR1046

B
2
PQ1007B
C
PQ1006 2N7002KDWH 2N SOT363-6 PANJIT
2

MMBT3906H PNP SOT23-3 5 VCC1_PWRGD 29,31,37


4

2 1 ADP_A_ID

PD1004
1

1SS355_SOD323-2
PR1059
45.3K_0402_1%
2

@1091
6

2VREF_51125
1 2
PR1062 PQ1007A
1M_0402_5% +3VL 2N7002KDWH 2N SOT363-6 PANJIT 2 ADP_EN 29
1

1
1

VL
PR1063
130K_0402_1% PR1064
22K_0402_5%
8
2

3
P

+
A O 1 ADP_DET# 29 A
1

2 -
G

PR1065 PU15A
10K_0402_1%
4

LM393DR SO 8P
2

1 2ADP_A_ID ADP_A_ID 29
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title
PR1066
10K_0402_5%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
ADP_OCP
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-4902P
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 42 of 44
5 4 3 2 1
5 4 3 2 1

PL701 PR715
B+ SMB3025500YA_2P @442K_0402_1%
1 2 GFX_B+

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K

4.7U_0805_25V6-K

@0.1U_0402_25V6
2200P_0402_50V7K
1 2 +1.05VS

2
PR702

1
D 0_0603_5% 1 2 D

0.22U_0603_25V7K

0.22U_0402_6.3V6K
PC701

PC727
PR701 GFXVR_IMON7

PC702

PC703

PC704

PC705

22.6K_0402_1%
+5VALW 2 1 PR734

1 1

1
1_0603_5% 0_0402_5%

1
PC707

PR703

PC708
PC706

2
1U_0603_6.3V6M

2
PR704
10_0402_5%
ISUM+ VSS_AXG_SENSE 7
1 2

5
6
7
8
ISUM- PQ701
1 2 BST_GFX 1 2 1 2 AO4474L 1N SO8
7 VSS_AXG_SENSE PC709

1
1000P_0402_50V7K PR705 PC710
PC711 2.2_0603_5% 0.22U_0603_16V7K 4
7 VCC_AXG_SENSE 330P_0402_50V7K

29

10

11

12

13

14
1 2
2

9
PR706
+GFX_CORE 10_0402_5% PC712

ISUM

ISUM+

BOOT
AGND

RTN

VDD

VIN

IMON
1 2 330P_0402_50V7K PR733

3
2
1
0_0603_5%

7 15 DH_GFX 1 2 DH_GFX1 PL702 +GFX_CORE


VSEN UGATE .56UH +-20% ETQP4LR56 WFC 21A
6 PU701 16 LX_GFX 1 2
FB ISL62881HRZ-T_QFN28_4X4 PHASE

5
5 COMP VSSP 17

1
C 4 VW LGATE 18 DL_GFX C
PR707
PR713

1
PR710 PR711 PC717 PR712 2 1 3 19 1 2 +5VALW 2.2_1206_5%
10K +-1% 0402 825K_0402_1% 1000P_0402_50V7K 47K_0402_1% RBIAS VCCP PR708 PR709
0_0603_5% 4

1
2 20 3.65K_0805_1% 0_0402_5%

2
PGOOD VID0
2 1 1 2 1 2 2 1
PC718 PH701
1 21

DPRSLPVR

2
CLK_EN# VID1

2
PC716 2.2U_0603_6.3V6K 1 2 1 2

3
2
1
100P_0402_50V8J

VR_ON
PR714
PC719 10KB_0603_5%_ERTJ1VR103J
2.61K_0402_1%

VID6

VID5

VID4

VID3

VID2

1
PC721 +GFX_CORE 680P_0603_50V7K
22P_0402_50V8J
2 1 2 1 1 2 2 1 PQ702

28

27

26

25

24

23

22
PR717
@10K_0402_1%
AON6718L 1N DFN 1 2
11K_0402_1%
1

PC720 PR1009 PR1008


PR720

150P_0402_50V8J 17.8K_0402_1% 8.06K_0402_1% PC722


.1U_0402_16V7K
1 2
2

GFXVR_PWRGD
1 2
PC724

2
0_0402_5% 2 1 PR721 0.068U 16V K X7R 0402
0_0402_5% PR722 GFXVR_VID_0 7 PR723 PR725
2 1 GFXVR_VID_1 7
0_0402_5% 2 1 PR724 3.01K_0402_1% @100_0402_1%
B 0_0402_5% PR726 GFXVR_VID_2 7 PR729 B
2 1 GFXVR_VID_3 7
0_0402_5% 2 1 PR727 82.5_0402_1%

1
0_0402_5% PR728 GFXVR_VID_4 7
2 1 GFXVR_VID_5 7 1 2 1 2
0_0402_5% 2 1 PR730
GFXVR_VID_6 7

2
0_0402_5% 2 1 PR731 PC725
0_0402_5% PR732 GFXVR_EN 7 0.01U_0402_16V7K PC726
2 1 GFXVR_DPRSLPVR 7
@1200P 50V K X7R 0402

1
ISUM+

ISUM-

A A

om
l.c
Security Classification Compal Secret Data Compal Electronics, Inc.

ai
tm
Issued Date 2008/10/31 Deciphered Date 2009/10/31 Title

ho
VCCGFX

f@
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev

in
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom LA-3942P

xa
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

he
Date: Wednesday, December 09, 2009 Sheet 43 of 44
5 4 3 2 1
5 4 3 2 1

Version change list (P.I.R. List) Power section Page 1 of 1

Item Reason for change PG# Modify List Date Phase

D D

3
4

C C

B B

A A

Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2008/09/15 Deciphered Date 2009/09/15 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Changed-List History
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P 0.1
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 44 of 44
5 4 3 2 1
5 4 3 2 1
2/2
No1. P21, LED0 and LED1 nets reversed No65. separate GND signals
No2. P16, for HP item 84, R294,R295,C274 value change (1) P28 and P25, add GNDA and resistors,
No3. P20, due to JEDP1 42pin to 30 pin, redefining the signals,
please remember to change footprint, symbol, part number.
No4. P20, JEDP1 change footprint and value No66. P20, change JEDP1 to 24 pin connector, delete LANE[1:3] and EDID, as well as U4 relative signals.
No5. P14,15, delete PCH LVDS signals and USB_5 for LVDS_CAMERA No67. P31, change SPI ROM back to DB1 design, but mount 8pin, unmount 16pin
No6. P21, LED0 and LED1 change back. No68. P19, change misunderstand name:DPD_C_AUX/DPD_C_AUX# to DPD_C_AUX_L/DPD_C_AUX_L#
No7. P23, HDD/ODD footprint modified.
No8. P20, add 2 pins on JEDP1 by myself, different from database part 2/19
No9. P20, use real JEDP1 from database
No69. P5, delete MB_DP_DATA[1:3]_N/P for JEDP pin cutting
No10. P12, for HP item 69, delete SMB_DATA_S3, SMB_CLK_S3 and add 2 test points No70. C6 and C685 change to SE071100J80 because of Jason's request( vendor doesn't have the original 25V part)
No11. P14, for HP item 78, install R227 No71. P25, install C888,C889
No12. P29, for HP item 82, KB_RST# pull high to +3VS
No13. P4, for HP item 85, unistall R997 and del R40 2/20
No14. P4, for HP item 97, delete R34,R36,R37,R46,R49 and change name
D of XDP_TDI & XDP_TDO, and short XDP_TDI_M to XDP_TDO_M No72. for HP item 66, P29, U66.5 should be connected to 3VL so that KBC can read board before boot and apply necessary fixes. D
No73. for HP item 103, P31, R1035 should be 0ohm
No15. P4, for HP item 98, add a series R between pin3 and 5 on U54 No74. P27, change SC_PWR circuits for unsurely current
No16. P21, for HP item 99, delete C484-C487, C945, R427, R428, R963, Q18
No17. P22, for HP item 100, delete Q80A 2/23
No18. P22, for HP item 101, Source and Drain of Q80B are swapped and change to a single 2N7002 No74. P26, uninstall U31 and add J1 for cost down
No75. change some test point footprint to TPC12: T61,T62,T1,T55,T97,T22, and P14 lots of points
No20. P12&P29, for HP item 103, change R948, R949, R952, R953,
R939, R176, R180, R940 to 0ohm and R950 to 33ohm
2/24
No21. P28, for HP item 104, Connect +5VS to JP32 pins 11, 178, 179. No76. P22, JP6 symbol error, modified!
No22. P11, for HP item 105, R141 is connected to +1.05VS No77. P12, add a net name XDP_FN4
No23. P24, for HP item 106, Del R1006 and and Q70A. Replace Q70B with a single 7002
No24. P28, for HP item 107, Delete R635-R638 and short the signals 2/25
No25. P12, for HP item 108, Delete C201, C203-C205 and short the signals No78. P32, change U44.8 to +5VALW for HP request
No26. P21, for HP item 110, LED0 and LED1 nets reversed again No79. P29, change R680=220 ohms
No27. P22, for HP item 111, Control signal for Q80B.GATE should be LAN_DIS#
No28. P7, for HP item 112, NO INSTALL R967 for ES1 silicon
No29. P12, for HP item 113, INSTALL R847 and change to 1Kohm. combine power schematics
Connect R847.1 to Q66.1 and remove the GND connection at R847.1. No80. P25,
No30. P12, for HP item 80, install R184 and R190 (1) JP24: redefine the singals of the pins,
No31. P15 & P28, for HP item 79, GPIO38 and GPIO39 on U4 connect DOCK_ID0
and DOCK_ID1 to the docking connector pins 77 and 78 (2) JP25: reverse pin definition
No32. P15, for HP item 60, delete R283
No33. P29, for HP item 66, chenge KSO4 to KSO3, change 10K to 0 Ohm, change the Table, add a NOR gate
No34. for No 18, change Q80 Source and Drain pin back. No81.
No35. P32, for HP item 115, change PM_SLP_LAN# to PM_SLP_M# at R386-1 (1)U4 change PN to SA00002KV30 for ES2
No36. P24, for HP item 116, circuits recuperation because of canceling item 106 (2)P31, &U1, &U2 change to SA000037A00
No37. P19, for HP item 117, swap DPD_CTRLDATA and DPD_CTRLCLK,
AUX connects to CLK and AUX# connects to DATA,
3/6
add isolation nFET in series with Q74A and Q74B.
No38. P15, add 7 47P_0402 but @ at every clock of PCI No82.
No39. P12, change RTCVCC source from +VREG3_51125 instead of +3VL (1)P29, Firmwave said unmount R1021 and mount R1022
C C
No40. ESD change: (1) @: D63~D67, D14, D57, D32, D68, D33, D34, D36, D62, (2)P4, delete R998 <BOM structure>, otherwise BOM will be error
No41. ESD change: (2) change P/N: D14, D57, D32, D68, D33, D34, D36, D62, D37
No42. ESD change: (3) affact layout: D14, D33, D34, D36, D62, D37
No43. modify C962 GND disconnection and R70 to GND
No44. modify HF part number, please search"change HF P/N" to know which parts changed.
No45. for Load BOM problems, change some parts as below:
(1) add CONN@: JCPU1, JP5
(2) add P/N for dual 2N7002: Q2,Q3,Q7,Q8,Q81
(3) change P/N: R570, C6, C829, R43, R44, R47
No46. for DRC check,
(1) P23, delete dummy net of JODD1 pin16, 17
(2) P28, add intersheet symbol at SMB_CLK_S3 and SMB_DATA_S3
(3) P21, add a TP at U18.7: LAN_CTRL_18
(4) P14, delete a dummy net N19910781
(5) P28, change JP32 pin DCAD net name to DCAD1

No47. for parts forbidden:


(1) C829 change to SE026104KN0 (2) R800 change to SD028100380
(3) D68 change to SCA00000E00 (4) C818 change to 0402 SE070104Z80
No48. EMI concern:
(1) install C833, C836, C956
(2) P25, JP25 pin difinition changes.
(3) R931 to 47 ohm
(4) P18, modify CRT circuits: add L and C, change R places, install C
No49. P29, for HP item 123, Change R680 to 100 ohms, and uninstall R699
No50. P29, delete R886, R887 and relative circuits
B
No51. P28, delete R892 for BATCON B
No52. P23, change JODD1 pin16, 17 type to avoid from useless net names
No53. HF parts link database: D1
No54. HF parts link database:
(1) Q78 link SB00000H500
(2) D16, D63~D67 link SC2AN217020
(3) D1 link SC2N202U000
(4) D23~D29 did not link SC2P202U000, just revise manually
(5) Q57 & Q58 link SB000007H10
(6) C263 & C269 link SGA202211D0
(7) lots of 2N7002(Q4, Q23, Q32,Q41,Q42,Q43,Q45,Q46,48,49,50,51,
52,53,54,55,56,60,65,66,68,71,76,79,80) link SB000009080
(8) T63 link SP050002I10
(7) U42A, U42B, U44A, U57A link SA003930080

No55. combine power schematics 0212


No56. P29, for HP item 122, Connect D42-2 to VCORE_GP (not PM_PWROK)
TEST. change U42,U44,U57 value and footprint LM393DG_SO8

before netin
No57. change U42,U44,U57 link another SA003930080

2/16
No58. P5, for HP item 126, R60 and R61 should be NO INSTALL.
No59. P12, for HP item 127, Connect R857.1 to HDD_HALTLED_R instead of HDD_HALTLED
No60. P9,10, for HP item 128, Connect JDIMA1.199 and JDIMB1.199 to 3VS as Intel reference board
No61. P16, for HP item 131, Based on spec, VccTX_LVDS and VCCA_LVD to GND.
No62. P19, for HP item 136, Install Q76 and no install R1055 as there must be isolation
A No63. P13, for HP item 138, Change Gate of Q77 to +3VALW A

No64. change Pb-free


(1)R1058 to SD028100180,

om
(2)R1059,1060,1062,1063,1064 to SD028100280

l.c
(3)R615, 1061 to SD028470180

ai
(4)RP31, RP33 to SD309100280

tm
(5)RP29, 30, 32,34,35 to SD309470180 --> footprint should keep original Security Classification Compal Secret Data Compal Electronics, Inc.

ho
(5)C953 to SE053475Z80
Issued Date 2008/03/13 2009/05/11 Title

f@
(6)C950, 951, 952 to SE070104Z80 Deciphered Date
change HF Hardware revision -DB2

in
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
(1) SW1 to SN100000W10

xa
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS C LA-4902P 0.3

he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 45 of 47
5 4 3 2 1
5 4 3 2 1
3/9
No1. for HP item 5, P32, change U44A to U57B and delete U44 power schematics updated: CARTIER_UMA_PWR_20090508.DSN
No2. for HP item 6, P12&24, connect JP12.17 to U4A.F34 and add 10K pull-up to +3VS for Braidwood detection. No71. P20, JEDP.20 change to +5VS
No3. for HP item 7, P4, changed PCH debug ports to CFG4 - pin 28, CFG5 - pin 30, CFG10 - pin 22, and CFG11 pin 24
No4. for HP item 11, P20, reverse Q9A 5/12
No5. for HP item 12, P13, Change all express clock series terminations from 33ohm to 0ohm, R208, R209, R211, No72. P26, add eSATA connector and redriver curcuits
R212, R41 and R59 should be 0ohm No73. P19, correct Q75B's direction
No6. for HP item 13, P14, no install R337, R820, R821 to disable LVDS (DG1.0 did not say this) 5/13
No7. for HP item 14, P12, unmount R186 and R192 because latest PCH EDS shows that PCH XDP JTAG_RST# is now NO CONNECT on PCH No74. P29, cost down, change NOR to dual 2N7002
No8. for HP item 16, P20, Change D12 to 2Kohm resistor and remove R322 No75. P26, cost down, delete R605, and short the circuits
No9. for HP item 17, P20, Change Q79.2 to LID_SW# No76. P23, from Johnson, we should keep the pull high resistor
No10. for HP item 18, P24, change WWAN power circuits to pFET circuits. because EC will not program the internal pull-high afterwards.
No11. for HP item 22, P27, add ESD Diodes and pullups for the SCCLK, SCIO, SCRST lines on the SC socket
3/16 power schematics updated: CARTIER_UMA_PWR_20090513.DSN
No12. P14, add RGB name:DAC_RED_R,DAC_GRN_R,DAC_BLU_R
3/19
D
No13. P29, R593 part number: "space" delete 5/14 D
No72. P26, change USB and E-SATA connector and revise this circuit
3/27 power schematics updated: CARTIER_UMA_PWR_20090514.DSN
No14. P31, reverse JP30 pin definition No77. for HP item 75, P24, install C545~C547 39pF
No15. P4, change R1082 from 0 ohm to 10K No78. P21, c495, c497 CHANGE TO X5R SE095104K80
No16. P14, P18, change R307,R308,R309,R301,R302,R303 from 75ohm to 150ohm
No17. for HP item 4, P22, Source and Drain on Q80B should be swapped 5/15
No18. P28, add a reversing circuit for STB_LED# to fix the LED bug No79. P7, delete uninstalled VCCP 47pF * 4 and 10uF * 1(C41~C44, C46)
No19. P21,P28, delete redundant net LAN_ACT#_DOCK and change it to LAN_ACT# power schematics updated: CARTIER_UMA_PWR_20090515.DSN
No80. P33, Q61 change part
4/2
No20. P31, revise BIOS connector to CONN@ and unmount &U1 5/18
No21. P9, reivse " M1@" to "M1@" No81. for HP item 22, P27, install D70~72
No22. P12, revise 0ohm(R868,R869,R870,R871,R872,R1071) from SD034000080 to SD028000080 No82. for HP item 76, P14, 29, 41
(1) add R=1k between PGD_IN and VGATE, and uninstall R237.
4/3
No23. P25, modify Power button curcuits (2) remove D42.
(3) remove PR217 and PR230
4/10
No24. for HP item, P15 and 24, GPIO -->WWAN_DET# and pull high 100K No83. for HP item 77, P19, uninstall R1076
No25. for HP item, P4, Stuff R51 for SYS_SHDN# for SI-1 final. No84. for HP item 78, P19,
No26. for HP item, P22, VCT pin U18.6 hould be NO CONNECT. R929 uninstall Remove R1051 and R1048 and make the following changes:
No27. for HP item, P9&10, Remove M1@ for UMA and make it always installed. UMA will only use M1
No28. for HP item, P31, reserve 100Kohm pull up to 3VL on U63.1 Install R1046 (100K) but change R1046.2 to GND
No29. for HP item, P15, LAN_DIS# should pull up to +3VM_LAN instead of 3VALW Install R1047 (100K) but change R1047.1 to 3VS
No30. for HP item, P4, Change R14/R15 to 1.1K1%/3K1% per DG1.52
No31. for HP item, P15, Add NO INSTALL 0ohm to GND on GPIO8 on PCH and remove PULL UP to 3VLAW because PCH has an integrated pull up.
No32. for HP item, P13, For UMA: power schematics updated: CARTIER_UMA_PWR_20090518.DSN
NO INSTALL: R210, Y4, C222 No85. P21, change 10uF to 22uF to stablize voltage
INSTALL 0ohm resistor in C223
4/14 5/19
No33. P14, revise for HP item 13 not mentioned, delete LVD_VREFH and LVD_VREFL to GND No86. change HF part:
No34. for HP item, P19, Reserve 0.1uF on DDC_EN and DP_EN for concern about noise. (1) SA411250130 S IC 74AHCT1G125GW SOT353 5P BUS BUFFER
4/21 -> SA00000RY00: U7, U8, (PN change only)
No35. P29, (2) SB000008E00 S TR MMBT3904W NPN SOT323-3
C C
R1021 Removed ->SB000008E10: Q1,
R1022 Install (main battery selection) (3) SB00000AR00 S TR 2N7002DW T/R7 2N SOT-363-6
R1023 Install (OCP function) -> SB00000AR10: Q2, Q3, Q5, Q7, Q8, Q10, Q63, Q77, Q86, Q87
R1024 Install (travel battery selection) (4) SB570025280 S TR 2N7002DW-7-F 2N SOT-363
R694 Install (SMSC CBB will required it) -> SB00000EO10: Q11, Q72, Q73, Q74, Q75, Q81
(5) SC2N202U000 S DIO ROW DAN202UGT106 3P C/C SC-70
4/22 -> SC600000B00: D1
power schematics updated: CARTIER_UMA_PWR_20090421.DSN (6) SCA00000A00 S ZEN ROW PJDLC05 3P C/A SOT23
No36. P7, power team delete PC713~PC715, and add these 3 to my schematics as C972~974 -> SCA00000A10: D58
No37. for HP item, P16, Add 2x22uF for VCCME (on PCH)
(7) SJ100001V00 S CRYSTAL 32.768KHZ 1TJS125DJ4A420P
4/22 -> SJ100004N00: Y6, Y7
No38. revise the footprints of T113, 122, 123, 124 from TPC to TPC12 (8) SP04301P120 S FUSE SMD1812P110TF 1.1A 6V UL/CSA/TUV
No6. for HP item 13, P14, delete R337, R820 and R821, and add 3 test points.
No39. for HP item, P4, install R997 and uninstall R44 to change FAN power -> SP04301P140: F1
(9) SC1N4148180 S DIO 1N4148WS-7-F SOD-323
4/27
No18. revised for HP item, P28, change name STB_LED#_R -> SC100004P00: D60, D70, D71, D72 (PN change only)
No40. P31, delete U64 and &U1
No10. for HP item 18 and 57, P24, modify WWAN circuits
No41. for HP item 50, P12, delete CLRP2
No42. for HP item 51, P29, change system ID by installing R660 and uninstalling the others
No43. for HP item 55, P30, add uninstalled 0ohm and 10K pull down at SER_SHD
No44. for HP item 46, P9,10, Install a new voltage divider for VREF_CA that is different from VREF_DQ divider
No45. for HP item 61, P15,20, delete R969, R330 R328, C297 R327 R329 Q14 C304 and Q9A, R268, delete WEBCAM_OFF circuits and add WEBCAM_ON circuits. No87. after Gerber out: BOM
No46. P33, add +VCCP and +GFX_CORE discharge circuits (1) change Q70 to SB923050020
4/28 (2) link database:
No47. P27, change Smart Card circuits JP31(enter myself), C888, R782, R202, R200, R791,
No48. for HP item 48, P9,10, R785, R800, R796, R797, C184, C885, C887, C231,
(1) add 1 uninstalled 300uF on DIMMB +1.5V, C232, C236, C241, C243, C244, C247, C248, C251,
(2) add 2 10uF on +0.75VS, C252, C253, C261, C264, C270, C271, C272, C274,
(3) delete 4 uninstalled 10uF on +1.5V C275, C515, RP16, RP18, RP26, RP27, R787
B (4) unistall 8 0.1uF on +1.5V B

No49. for HP item 49, P16, delete R289


No50. for HP item 52, P22, TRM_CRT: add 4 0.1uF No88. according to Monji, P13, check R215 to 22 ohm
No51. for HP item 56, P24, change caps to 150uF and 22uF, delete the others.
No52. for HP item 60, P25, simplify WLAN/WWAN/BT LED circuits. uninstall Q62 and Q64
No45. for HP item 61, P20, modify WEBCAM again
5/20
4/30 No89. U67: Change SA00002ZR0L to SA00002ZR00
power schematics updated: CARTIER_UMA_PWR_20090429.DSN for DELL prohibition part
5/4
No53. for HP item 62, P25 & 29,
Change A_SD to A_SD# on U40.91U (GPIO14 of KBC). No90. P08,
Change A_SD to A_SD# on JP5.35 (Audio board connector). change MLCC part references for power
Change EAPD to MUTE_LED_CNTL on U40.100U (GPIO31 of KBC). team request
Change EAPD to MUTE_LED_CNTL on JP5.36 (Audio board connector).
(1) 10uF: C103C993C994C988C92
No54. for HP item 64, P23, uninstall R474. The concern is leakage when system is off. C94C97C116C113C90
No55. for HP item 65, P29, Uninstall pull-up on KBRST# (R893) as it is not needed. C89C98C99C100C101
No56. for HP item 66, P29, Change R700 on PM_RSMRST# from 10K to 100K to reduce current. C102C91C84C96C83
No57. for HP item 67, P29, for ADC small input filters. add R1113~R1116 and C982~C984
No58. for HP item 69, P14, uninstall R234 for wrong power rail C111C88
No59. for HP item 70, P15, add 10K pull-up to USB_OC#2 as we are not using it. (2) 22uF: the others
No60. for HP item 71, P12&24, change net name from BRAID_DET to NAND_DET#
No61. for HP item 72, P13&21, add CLK_PCIE_LAN_REQ1# connected U18.48 to U4B.U4 (3) change C105 ~ C108 to SGA00001Q80
No62. P23, change JODD1, link database
5/5
No62. P23, JODD1 pin 16,17 change passive
5/6
No63. P22, swap T63 MDI +/- signals
No64. for HP item 15, P33, add 330uF to each of +1.05VS and +1.05VM
No63. P22, swap again SI1 to SI2
A No64. for HP item 15, P33, change 330uF to smaller package because of lack of space, and delete C782, C894 A
5/20
5/7 No1. change schematics parts of Q24 and Q70, the same P/N SB923050020
power schematics updated: CARTIER_UMA_PWR_20090507.DSN
No65. P8, power team requests 10uF*22 and 22uF*18 5/25
No66. P29, according to SMSC AN 18 1 rev 0 12: No2. P27, change R1086 to 100K, R1085 to 10K, delete R1110 like DIS
(1) add capacitors on PS2 signals No3. PCH PN: SA00002KV60; LAN PN: SA00002MO40
(2) reserve ESD diodes on cap_clk and cap_data
No67. P15, EMI concern: change R1026 to 47 ohm Security Classification Compal Secret Data Compal Electronics, Inc.
5/7 Issued Date 2008/03/13 Deciphered Date 2009/05/11 Title
No68. for HP item 68, P29, change net name :AC_AND CHG --> AC_ADP_PRES
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Hardware revision -SI
5/8 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
No69. for HP item 74, P33, uninstall R775 and Q56 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS C LA-4902P 0.3
No70. for HP item 73, P29, uninstall D42 MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 46 of 47
5 4 3 2 1
5 4 3 2 1

5/20
No1. change schematics parts of Q24 and Q70, the same P/N SB923050020
5/25
No2. P27, change R1086 to 100K, R1085 to 10K, delete R1110 like DIS
No3. PCH PN: SA00002KV60; LAN PN: SA00002MO40
6/2
No4. P12, change reference name: JBATT1 --> JBAT1
No5. P25 & P31, JP25 and JP30 are reversed(H and V) because of footprint silkscreen problem,
remember not to change routing, just change ME pin1
No6. P12, P29, P31, add net names of SPI signals
No7. P12,29,31, change 24.9ohm for SMSC request:R939,R940,R950,R948,R952,R1035
6/18
No8. P19, add 1 fuse on DP power
D D
6/22
No9. P19, as per Johnson's request, for cost down
(1) uninstall C123, C699
(2) change C552 from 150uF to 100uF +0.1uF*2 (not ok)
(3) change C263 and C269 to 100uF (not ok)

C C

B B

A A

om
l.c
ai
tm
Security Classification Compal Secret Data Compal Electronics, Inc.

ho
Issued Date 2008/03/13 2009/05/11 Title

f@
Deciphered Date
Hardware revision -SI2

in
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev

xa
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS C LA-4902P 0.3

he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 47 of 47
5 4 3 2 1

Das könnte Ihnen auch gefallen