Beruflich Dokumente
Kultur Dokumente
May 2013
FAN6755W / FAN6755UW
mWSaver PWM Controller
Features Description
mWSaver Technology Provides Industrys Best- This highly integrated PWM controller provides several
in-Class Standby Power features to enhance the performance of flyback
converters.
- <100 mW at 25-mW Load for LCDM Adaptor
- Internal High-Voltage JFET Startup To minimize standby power consumption, a proprietary
adaptive green-mode function reduces switching
- Low Operating Current: Under 2 mA
frequency at light-load condition. To avoid acoustic-
- Adaptively Decrease PWM Frequency to noise problems, the minimum PWM frequency is set
23 kHz at Light-Load Condition for Better above 23 kHz. This green-mode function enables the
Efficiency power supply to meet international power conservation
- Feedback Impedance Switching During requirements, such as Energy Star . With the internal
Minimum Load or No Load high-voltage startup circuitry, the power loss caused by
bleeding resistors is also eliminated. To further reduce
Proprietary Asynchronous Frequency Hopping power consumption, FAN6755W/UW uses the BiCMOS
Technique that Reduces EMI process, which allows an operating current of only
Fixed PWM Frequency: 65 kHz (FAN6755W), 2 mA. The standby power consumption can be under
130 kHz (FAN6755UW) 100 mW for most of LCD monitor power supply designs.
Internal Leading-Edge Blanking FAN6755W/UW integrates a frequency-hopping
function that reduces EMI emission of a power supply
Built-in Synchronized Slope Compensation
with minimum line filters. The built-in synchronized
Auto-Restart Protection: Feedback Open-Loop slope compensation achieves a stable peak-current-
Protection (OLP), VDD Over-Voltage Protection mode control and improves noise immunity. The
(OVP), Over-Temperature Protection (OTP), and proprietary line compensation ensures constant output
Line Over-Voltage Protection power limit over a wide AC input voltage range from
90 VAC to 264 VAC.
Soft Gate Drive with Clamped Output Voltage: 18 V
FAN6755W/UW provides many protection functions.
VDD Under-Voltage Lockout (UVLO)
The internal feedback open-loop protection circuit
Programmable Constant Power Limit protects the power supply from open-feedback-loop
(Full AC Input Range) condition or output-short condition. It also has line
under-voltage protection (brownout protection) and
Internal OTP Sensor with Hysteresis
over-voltage protection using an input voltage sensing
Build-in 5-ms Soft-Start Function pin (VIN).
Input Voltage Sensing (VIN Pin) for Brown-In/Out FAN6755W/UW is available in a 7-pin SOP package.
Protection with Hysteresis and Line Over-Voltage
Protection
Applications
General-purpose switched-mode power supplies and
flyback power converters, including:
LCD Monitor Power Supply
Open-Frame SMPS
ENERGY STAR is a registered trademark of the U.S. Department of Energy and the U.S. Environmental Protection Agency.
Application Diagram
EMI
Vo+
Filter + +
L
Vo-
1
7 HV VIN VDD 6 +
GATE 5
2 FB SENSE 3
4
FAN6755W
HV
7
OTP
Re-start OVP
Protection OLP VDD
Brownout Protection VIN-OVP
Soft
Driver
VPWM 5 GATE
OSC S Q
VDD 6
Internal R
UVLO BIAS VRESET
Soft-Start
VDD-ON /VDD-OFF
Comparator
Pattern
Circuit SENSE
Generator Soft-Start
Blanking
3
Current Limit
Green Comparator
VRESET Mode
VLimit
Debounce OVP
PWM
VDD-OVP Comparator
Max. 5.3V
VIN-ON / VIN-OFF VPWM
Duty Slope
Brownout Protection Compensation
3R
VIN 1 2 FB
High/Low VLimit
Line Compensation OLP OLP R
Delay
Debounce VIN-OVP
OLP VFB-OLP
VIN-Protect
Comparator
4
GND
Figure 2. Internal Block Diagram
Marking Information
7 7
Z: Plant Code
X: 1-Digit Year Code
ZXYTT ZXYTT Y: 1-Digit Week Code
6755 6755U TT: 2-Digit Die Run Code
WTPM WTPM T: Package Type (M:SOP)
P: Y=Green Package
M: Manufacture Flow Code
VIN 1 7 HV
FB 2
SENSE 3 6 VDD
GND 4 5 GATE
Pin Definitions
Pin # Name Description
Line-voltage detection. The line-voltage detection is used for brownout protection with
hysteresis. Constant output power limit over universal AC input range is also achieved using this
1 VIN
VIN pin. It is suggested to add a low-pass filter to filter out line ripple on the bulk capacitor.
Pulling VIN HIGH also triggers auto-restart protection.
The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is
2 FB
determined in response to the signal on this pin and the current-sense signal on the SENSE pin.
Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle
3 SENSE
current limiting.
4 GND Ground
5 GATE The totem-pole output driver. Soft-driving waveform is implemented for improved EMI.
Power supply. The internal protection circuit disables PWM output as long as V DD exceeds the
6 VDD
OVP trigger point.
7 HV For startup, this pin is connected to the line input or bulk capacitor in series with resistors.
VDD VDD
VDD-ON VDD-ON
VDD-OFF
UVLO VDD-OLP
t t
Normal Mode Protection Mode
VLimit
VSENSE =0.83V
VSENSE =0.7V
VIN
VIN=1V VIN=3V
VFB-ZDCR -
ZDC Hysteresis 0.12 0.15 0.19 V
VFB-ZDC
Frequency
+ hopping range
fOSC PWM
- hopping range Frequency
+1.76KHz
fOSC-G
-1.76KHz
VGATE-
Gate Output Clamping Voltage VDD=22 V 18 V
CLAMP
Figure 10. Start Threshold Voltage (VDD-ON) Figure 11. Minimum Operating Voltage (VDD-OFF)
vs. Temperature vs. Temperature
Figure 12. Supply Current Drawn from HV Pin (IHV) Figure 13. HV Pin Leakage Current After Startup
vs. Temperature (IHV-LC) vs. Temperature
Figure 14. Frequency in Normal Mode (fOSC) Figure 15. Maximum Duty Cycle (DCYMAX)
vs. Temperature vs. Temperature
Figure 16. FB Open-Loop Trigger Level (VFB-OLP) Figure 17. Delay Time of FB Pin Open-Loop Protection
vs. Temperature (tD-OLP) vs. Temperature
Figure 18. PWM Turn-Off Threshold Voltage Figure 19. VDD Over-Voltage Protection (VDD-OVP)
(VIN-OFF & VIN-ON) vs. Temperature vs. Temperature
2
N1 N1 A N2
BD 1 3
R1
3
CN 1 C1
2
L M1 L1 4 1 N4 4 TX 1 12 N1 7 D1
1 C3
N2 8 11
2 R4
ZD 1 N2 1
3 C4
R3
AC IN R2 C2 8 R5 C6 5V 1 5V P2
4
L3
N2 0 1 2
3
5V
11
N N3 C11 N5 N6 6 7
D3 1 1
+ R14
VIN 2
2
N7 10 R17
2 9 3 C15
D4 + C13 + C14
2
R13 C12 D5
R9
2
N8 P3
1
Q1 SG ND
N3 0
R16
2
N1 0 1 N9
R10
D2 R11 N2 9
3
R15
R12
HV
1
VIN
U1
1 7
VIN HV
FB 2 VD D R20
FB 5V 1
R19
1
3 6 N1 2 N1 3
SEN SE VD D U2 R22
4 5 GA TE
GN D GA TE
C16 12V 5V
FAN6755W
FA N6755 C17 R28 C18 + C19
SEN SE
R23 R24 R25
2
R21 C20
N1 4 N1 5
K
U3
R N1 6
R18
R26 R27
A
Figure 23. 44 W Flyback 12 V/2 A, 5 V/4 A Application Circuit
5.00
A
4.80 3.81
3.81 0.65TYP
7 6 5
7 B
1.75TYP
6.20
5.80 4.00 3.85 7.35
3.80
PIN #1 1 2 3 4
1.27 0.25 C B A
(0.33) 1.27
TOP VIEW LAND PATTERN RECOMMENDATION
SEE DETAIL A
0.25
0.25 0.19
0.10
0.51 0.10 C
0.33
FRONT VIEW
OPTION B - NO BEVEL EDGE
0.50 x 45 NOTES:
0.25
R0.10 GAGE PLANE A) THIS PACKAGE DOES NOT FULLY CONFORMS
R0.10 TO JEDEC MS-012, VARIATION AA, ISSUE C,
0.36 DATED MAY 1990.
8 B) ALL DIMENSIONS ARE IN MILLIMETERS.
0 C) DIMENSIONS DO NOT INCLUDE MOLD
0.90 SEATING PLANE FLASH OR BURRS.
0.406 (1.04) D) STANDARD LEAD FINISH:
DETAIL A 200 MICROINCHES / 5.08 MICRONS MIN.
SCALE: 2:1 LEAD/TIN (SOLDER) ON COPPER.
E) DRAWING FILENAME : M07Arev3
Always visit Fairchild Semiconductors online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
Authorized Distributor
Fairchild Semiconductor:
FAN6755UWMY FAN6755WMY