Beruflich Dokumente
Kultur Dokumente
0/
Logic Gates
Logic gates are physical devices which implement simple Boolean functions.
Some of the simple gates:
ANSI/IEEE-1973 ANSI/IEEE-1984
X Y
X Y X 1 y 0 0
BUFFER Y=X
1 1
X Y
X Y X 1 y 0 1
INVERTER (NOT) X' 1 0
X Y Z
X X 0 0 0
Z & z 0 1 0
AND XY Y 1 0 0
y
1 1 1
X Y Z
X X 0 0 0
OR X+Y
Y
Z
y
1 z 0 1 1
1 0 1
1 1 1
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.1
http://www.buzluca.info
Digital Circuits
X Y Z
NAND (xy)' X X 0 0 1
Z & z 0 1 1
(NOT AND) Y y 1 0 1
1 1 0
X Y Z
X 0 0 1
NOR (x+y)' X
(NOT OR) Y
Z
y
1 z 0
1
1
0
0
0
1 1 0
X X Y Z
X 0 0 0
XOR (Difference) XY Z =1 z 0 1 1
xy'+x'y Y y
1 0 1
1 1 0
X Y Z
X 0 0 1
X =1 z
Z 0 1 0
XNOR (Equality) X Y Y y 1 0 0
1 1 1
xy+x'y'
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.2
http://www.buzluca.info
Digital Circuits
Integrated Circuits IC
Logic gates are manufactured in a form of integrates circuits (chips).
Recently, a large number of mixed logic gates are packed into a single integrated
circuit.
ICs are manufactured in different shapes.
Dual in-line Package (DIP) ICs
pin 1 pin 20
pin 1 pin 14
pin 8 pin 11
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.3
http://www.buzluca.info
Digital Circuits
You may find necessary information about ICs in their datasheet catalogs.
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.4
http://www.buzluca.info
Digital Circuits
Digital Circuits
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.6
http://www.buzluca.info
A B C F Implementation of a Boolean Function represented
0 0 0 0 (given) by the truth table
0 0 1 1
0 1 0 0 F(A, B, C)= m(1,3,5,6,7) 1. canonical form
0 1 1 1 = A'B'C + A'BC + AB'C + ABC' + ABC = F1
1 0 0 0 = AB+C = F2 (minimized)
1 0 1 1 F(A, B, C)= M(0,2,4) 2. canonical form
1 1 0 1
1 1 1 1 = (A + B + C) (A + B' + C) (A' + B + C) = F3
= (A + C) (B + C) = F4 (minimized)
A
F1 = F2 = F3 = F4
B
F1 1. canonical form (SoP)
C
F2 minimized (SoP)
F3
2. canonical form (PoS)
minimized (PoS)
F4
A
A Z
B Z
B
C B'(C+D)
D
C C+D
D
3-inputs gate
Only 2-input gates
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.8
http://www.buzluca.info
Digital Circuits
NAND (and also OR) gates are also called universal logic gates.
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.9
http://www.buzluca.info
Digital Circuits
Proof of completeness
To prove that NAND and NOR operators are functionally complete , we have to
show that AND, OR, NOT operations can be implemented by using only NAND (or
alternatively NOR) gates.
NAND is denoted by symbol |
NOR is denoted by symbol
NAND NOR
NOT:
x'=x | x x'= x x x x'
x x'
= (xx)'
= x'
AND:
xy = (x | y)' xy=(x' y') de Morgan
OR:
x+y = (x' | y') de Morgan x+y=(x y)'
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.10
http://www.buzluca.info
Digital Circuits
1. 3.
2. 4.
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.11
http://www.buzluca.info
Digital Circuits
C
Z C
Z
D D
NAND (See. 3.11)
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.12
http://www.buzluca.info
Digital Circuits License: http://creativecommons.org/licenses/by-nc-nd/3.0/
Algebraic conversion:
Expression is two times inverted. (Z')' = Z (Involution)
Z = (A B) + (C D) (SoP form)
= [( (A B) + (C D) )' ]'
= [(A B)' (C D)' ]' (De Morgan)
= (A | B) | (C | D) (only NAND gates)
Algebraic verification:
A A
B
Z
? B
Z
C C
D D
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.13
http://www.buzluca.info
Digital Circuits
Implementation of Boolean functions in the SOP form using only NOR gates
In this case extra NOT gates must be connected to the inputs and outputs of the
circuit.
A
B Z = (A B) + (C D)
Z
C
D
NOR
A A
B B
Z Z
C NOR C
D D
1. Step 2. Step
x'
Remember: NOT gates can be implanted using NOR gates. x
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.14
http://www.buzluca.info
Digital Circuits
Implementation of Boolean functions in the POS form using only NOR gates
Shortcut: In circuits in the POS form all AND gate and OR gates can be
replaced with NOR gates.
Details:
If we put NOT gates to the outputs of OR gates, and to the inputs of the AND
gates we obtain NOR gates. (See 3.11)
Remember: If we connect two NOT gates one after the other, the truth table
of the function does not change. (a')'=a (Involution)
Example: Z = (A + B) (C + D)
A A
B B
Z Z
C C
D D
A
B
Z
C
D
http://www.faculty.itu.edu.tr/buzluca
2011 Dr. Feza BUZLUCA 3.15
http://www.buzluca.info