Beruflich Dokumente
Kultur Dokumente
(b) NOR Y
A M2
(c) AND
B M1
(d) OR
(a) NAND
M3
(b) NOR
Y
(c) AND
A M1 M2 B
(d) OR
(c) Y A BC C
(d) Y AB C
A B
(b) A BC C
A
B
(c) AB + C
Y
C
(d) AB C
A B
(b) AB C
. D E output
+5V
9. The CMOS shown in fig. implement
Logic Input PMOS
(a) ( AB CD) E A to E Network
Y
(b) (A B) (C D) E C
A
(c) AB + CD + E
B D
(d) (A + B) (C + D) E
E
A
(b) AB C D
C
B
(c) A BC D
D
Y
A B
D
(d) AB CD C
O/P
A C
Q
X1
X2
(a) X 1 X 2 (b) X1 X 2
(c) X 1 X2 (d) X1 X2
13. If figure, T1, T2, and T3 are p-channel MOS transistors, and
T4, and T5 and T6 are n-channel MOS transistor. A, B are C
are binary signals. The output (A, B, C) is
C T5
(d) ABC
15. For the NMOS logic gate sown in figure, the logic function
implemented is (EC-GATE 1997)
VDD
(a) ABCDE
(b) AB C . D E F
(d) A B .C D. E B C E
(a) A B. D.E C
(d) A.B D. E .C
(c) A.B D E.C
(d) False
A B C +VDD
A B C
B Y
A A
B
B B
C C
Vin
0
(a) an NMOS inverter with enhancement mode transistor as
load
(b) an NMOS inverter with depletion mode transistor as load
(c) A CMOS inverter
(d) A BJT inverter
(c) 45 A I
(d) 90 A 2.5V
NMOS
25. In the CMOS circuit shown, electron and hole mobilities are
equal, and M1 and M2 are equally sized. The device M1 is
in the linear region if (EC-GATE 2012)
5V
(a) Vin < 1.875 V M1
(b) 1.875 V < Vin < 3.125 V | VTp | 1 V
Vin
(c) Vin > 3.125 V
VTn 1 V
(d) 0 < Vin < 5 V
M2
27. For the ring oscillator shown in Figure the propagation delay
of each inverter is 100 pico second. What is the fundamental
frequency of the oscillator output? (EC-GATE 2001)
(a) 10 MHz
(b) 100 MHz V0
(c) 1 GHz
(d) 2 GHz
28. The threshold voltage for each transistor in Figure is 2V. For
this circuit to work as an inverter, Vi must take the values
(EC-GATE 1998)
Vi V0
-5V
(a) 5V and 0V (b) 5V and 5V
(c) 0V and 3V (d) 3V and 5V
(a) 5V and 0V
(b) 5V and 5V V0
Vi
(c) 0V and 5V
(d) 3V and 3V
5V
32. Consider the following statements describing the property of
a complementary MOS (CMOS) inverter
35. The inverters in the ring oscillator circuit shown below are
identical. If the output waveform has a frequency of 10MHz,
the propagation delay pf each inverter is
output
(a) 5 ns
(b) 10 ns
(c) 20 ns
(d) 50 ns
a)VIH > VOH > VIL > VOL b) VOH > VIH > VIL > VOL
c) VIH > VOH > VOL > VIL d) VOH > VIH > VOL > VIL
a) A B C
b) A B C A.C
c) A BC
d) A.B .C