Sie sind auf Seite 1von 2

1588

No of Pages : 2 Course Code : 15ED26 / 15EE41

Roll No:
(To be filled in by the candidate)

PSGCOLLEGE OF TECHNOLOGY, COIMBATORE - 641 004

SEMESTER EXAMINATIONS, NOVEMBER - 2016

ME - PED/ EMBEDDED & REAL-TIME SYSTEMS Semester: 3

15ED26 / 15EE41 DIGITAL CONTROLLERS FOR POWER ELECTRONICS


APPLICATIONS

Time: 3 Hours Maximum Marks:100


INSTRUCTIONS:
1. Answer ALLquestions from PART - A and Answer any 5 questions from PART - B.
Question under PART - C is Compulsory.
PART - A Marks : 10 x 3 = 30
[

1. What is the significance of 32 bit digital controllers in Power Electronic applications?


2. How PLL multiplication factor for input clock is set by the user? Which register is used to
set the value? Mention the minimum and maximum value to be set for PLL multiplication
factor.
3. Brief the importance of following instructions.
i) EALLOW
ii) EDIS
4. What are the different triggering methods to initiate start of conversion in ADC module?
5. What is the result of the following code.
EALLOW;
SysCtrlRegs.WDKEY = 0x55;
SysCtrlRegs.WDKEY = 0xAA;
EDIS;
6. List the 8 stages of instructions pipeline.
7. What is permanently programmed FPGAs? what kind of technologies are used to build
permanently programmed FPGAs.
8. Write the use of interconnect wires, short wire, global wires and special wires.
9. What are the objective and properties of controller of a buck-boost converter?
10. Write the mathematical model for terminal voltage, Electromagnetic torque and motion
of a BLDC motor

Page No: 1
1588

No of Pages : 2 Course Code : 15ED26 / 15EE41

PART - B Marks: 5 x 10 = 50

11. (a) Explain about the register used for setting maximum number of conversion in ADC.
How to configure this register to set the maximum number of conversion as 9? (5)
(b) What is total sampling window width? Brief about its significance (5)
12. (a) How can a slower oscillator of 20 MHz is used to drive the core at maximum
operating frequency in F28335 control card? Discuss about the registers to be
programmed. (6)
(b) What is the significance of watch-dog timer? Discuss about the problem associated
with disabling watch-dog timer. (4)
13. Write short notes about the following registers:
a. GPACTRL
b. GPAQSEL1
c. GPAMUX1
d. GPADIR
14. Explain about various PIE registers associated with digital controller.
15. (a) Compare the CPLD with FPGA. (5)
(b) With help of a neat sketch, describe the Xilinx XC3000 with respect to power
electronic applications. (5)
16. What are Clarkes and Parks Transformation? Describe how to implement Clarkes and
Parks Transformation in F28335.

PART - C Marks : 1 x 20 = 20

17. (a) Write the principle of BLDC motor, Describe each component of the BLDC motor
drive system. (10)
(b) Write a program to configure GPIO31 as general purpose digital input and GPIO34
as general purpose digital output (Assume that all the necessary header files are
linked). Describe the flow of a Multiplexed Interrupt Request from a Peripheral to the
F28335 CPU Core. (10)

/END/
FD/JU

Page No: 2