Beruflich Dokumente
Kultur Dokumente
Highly integrated
14 to 113 pins Easy to get started
1-256kB Flash/ROM C-friendly IDE and compiler
10-/12-/16-bit ADC IDE and MSP430Ware for easy software
12-bit D/A, LCD driver, RTC, DMA developing
ComparatorOpamp Embedded Emulator module
Supply Voltage Supervisor & BOR Trace, single-stepping, in-system debug
16-bit and 8-bit timers; WDT Intelligent peripherals
I2C, SPI, UART/LIN, IrDA DTC, DMA, Autoscanning A/D
USB & RF Free or low-cost development tools
Ultra-low-power (ULP)
The MSP430 MCU is designed specifically for ultra-low-power
applications.
Its flexible clocking system, multiple low-power modes,
instant wakeup and intelligent autonomous peripherals
enable true ultra-low-power optimization, dramatically
extending battery life.
1
Energy stored in capacitor, EL C LVdd2
2
P = aCLV2dd f
where,
a= switching activity
CL = load capacitance
Vdd = supply voltage
f = frequency
Zero-powerrownout reset
slau144j.pdf
The Outside View of F2xx
Pin-out of the MSP430F2003 and F2013, taken from the data sheet.
P1.0P1.7, P2.6, and P2.7 are for digital input and output, grouped into ports P1 and P2.
TACLK, TA0, and TA1 are associated with Timer_A; TACLK can be used as the clock input to the timer, while TA0
and TA1 can be either inputs or outputs.
A0, A0+, and so on, up to A4, are inputs to the analog-to-digital converter.
SCLK, SDO, and SCL are used for the universal serial interface, which communicates with external devices
using the serial peripheral interface (SPI) or inter-integrated circuit (I2C) bus.
TCK, TMS, TCLK, TDI, TDO, and TEST form the full JTAG interface, used to program and debug the device.
SBWTDIO and SBWTCK provide the Spy-Bi-Wire interface, an alternative to the usual JTAG connection that
saves pins.
The Inside View of F2xx
Block diagram of the MSP430F2003 and F2013, taken from the data sheet.
MSP430F2xx Series
Other Integrated Price
Family Flash RAM I/O 16-bit Timers ADC Comm.
Peripherals USD 1kU
F20x1 2 KB 128 B 10 A2, WDT Slope Comp $0.55 $0.80
F20x2 2 KB 128 B 10 A2, WDT ADC10 USI $0.80 $0.95
F20x3 2 KB 128 B 10 A2, WDT SD16 USI $1.20 $1.30
F21x1 8 KB 256 B 10 A2, A3, WDT Slope Comp $0.65 $0.95
F21x2 8 KB 512 B 10 A2, A3, WDT ADC10 USCI $1.20 $1.50
F22x2 32 KB 1 KB 10 B3, A3, WDT ADC10 USCI $1.75 $2.20
F22x4 32 KB 1 KB 10 B3, A3, WDT ADC10 USCI 2 Op Amp $2.00 $2.65
F23x0 32 KB 2 KB 10 B3, A3, WDT Slope USCI Comp, MPY $1.80 $2.25
F23x 16 KB 2 KB 10 B3, A3, WDT ADC12 USCI SVS, Comp, MPY $2.15 $2.45
F241x 120 KB 4 KB 48 B7, A3, WDT ADC12 2 USCI SVS, Comp, MPY $4.70 $5.30
F24x 56 KB 4 KB 10 B7, A3, WDT ADC12 2 USCI SVS, Comp, MPY $3.40 $4.60
F24x1 60 KB 2 KB 10 B7, A3, WDT Slope 2 USCI SVS, Comp, MPY $3.15 $3.80
SVS, Comp, MPY,
F261x 120 KB 4 KB 48 B7, A3, WDT ADC12 2 USCI $5.85 $6.65
2 DAC12, 3 DMA
USCI_A : UART + SPI USCI_B: I2C + SPI USI: I2C + SPI USART: SPI + UART
F4xx Key Features
The MSP430F4xx generation
features: ultra-low power, highly-
integrated, flash-based.
<1mA standby LPM3
<1ms, up to 16MHz CPU speed
Flash: 4-120kB, RAM: up to 8kB
Zero-power BOR
Built-in LCD driver
GPIO: 14 80, pull-up/down R,
Ideal for metering and medical-
specific apps
Featuring SD16, OpAmps, ESP430,
LCD, and more
Same ISA
slau056j.pdf
2017/10/28 T. L. Jong, Dept. of E.E., NTHU 59
F4xx Block Diagram
Block diagram of the MSP430F415 and F417, taken from the data sheet.
Main Advantages of 5xx
Ultra low power MSP430F5xx Block Diagram
165 A/MIPS
2.5 A standby mode(LPM3) Unified Clock
System
16-bit
RISC CPU
Built-in LDO, BOR, WDT+, RTC DMA
Controller
Flash
over 1MB linear memory address Basic Timer USB 2.0 Segmented
space CRC + ADC (Full Speed) LCD, Static,
RTC Engine+ PHY Muxed
Innovative features
Multichannel DMA supports data AEC DAC RF Transceivers
Features
F5xx Architecture
Ultra-low power in active and sleep modes,
ultrafast wake-up from standby in <1 s
1.8-3.6V, 1.8V ISP Flash erase and write
Timer_D supporting Hi-resolution PWM
Comp_B with 16 inputs
5V tolerant push and pull Ios
38-pin DA (TSSOP); 40-pin RHA (QFN) (6mm
x 6mm)
Benefits
Precise control applications such as LED
lighting or motor control
Cap touch applications such as cell phone
keypad, legacy button replacements, PC
mouse
MSP430F5xx
Other Integrated Price
Family Flash RAM IO 16-bit Timers ADC Comm.
Peripherals USD 1kU
F541x DMA, UCS,
128 KB 16 KB 67,87 A5,3,B7,WDT ADC12 2,4 USCI $3.30 - $3.65
18 MHz MPY(32X32)
F541xA DMA, UCS,
128 KB 16 KB 67,87 A5,3,B7,WDT ADC12 2,4 USCI $3.30 - $3.65
25 MHz MPY(32X32)
F543x DMA, UCS,
192-256 KB 16 KB 67,87 A5,3,B7 ADC12 2,4 USCI $3.90 - $4.85
18 MHz MPY(32X32)
F543xA DMA, UCS,
192-256 KB 16 KB 67,87 A5,3,B7 ADC12 2,4 USCI $3.90 - $4.85
25 MHz MPY(32X32)
USB, DMA, UCS,
F551x 64 KB 6-8 KB 48,60 A5,3,3, B7 _ USCI $3.25 - $3.35
MPY(32X32)
USB, DMA, UCS,
F552x 64-128 KB 6-8 KB 48,60 A5,3,3, B7 ADC12 2 USCI $3.55 - $4.10
MPY(32X32)
frequency
Operating frequency Wide Max MCLK
PMMCOREV = 2
16 MHz
adjusted according to
PMMCOREV = 1
working voltage 12 MHz
PMMCOREV = 0
VCC scope vs. F2xx
Flash ISP @ 1.8V Flash Programmable
4 MHz
12MHz @ 1.8V
Across Entire Range
25MHz @ 2.4V-3.6V
1.8V 2.0V 2.2V 3.6V
MSP430 16-bit RISC CPU
5xx MSP430Xv2 Orthogonal CPU
Unified Clock System (UCS)
5xx Operating Modes
5xx Voltage vs. Frequency Operating Range
F5xx: Power Management Module
Built-in LDO (low-
dropout voltage
regulator) module
Programmable VCORE
Supply votage
monitoring (SVM) and
supervision (SVS), and
Zero-power Brown-
out reset (BOR)
5 supervision and
monitoring modules
SVSH, SVSL, SVMH,
SVML & BOR
5xx Memory Map
MSP430 Peripheral Overview
Flash
Main Segments Flash
(x)512B Main Segments
(x)512B
RAM
Info Segments
Info Segments
RAM
MSP430F5438 MSP430F2013
Peripherals
Peripherals
0x0000
0x0000
Compiler Friendly
Code Size in Bytes
7000
6000
5000
Code Size (Bytes)
4000
3000
2000
1000
0
MSP430FG4619 MSP430F149 PIC24FJ128GA PIC18F242 8051 H8/300H MaxQ20 ARM7TDMI HCS12 AT Mega 8
(Thumb)
MSP430F20xx
2 13
3 12 VCC
TMS
4 11 TEST/SBWTCK TCK
TCK
5 10 RST/SBWTDIO TDIO
TDO/TDI
6 9 GND
TCK
7 8