15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 Roll No.

15781 15781 15781 15781 15781 Total15781
No. of Pages
15781 : 02 15781

Total No. of Questions : 09

MCA (2015 Batch) (Sem.–1)
15781 15781 15781 15781 15781 15781 15781 15781 15781
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE
Subject Code : MCA-103
Paper ID : [72709]
15781 15781 15781 15781 15781 15781 15781 15781 15781
Time : 3 Hrs. Max. Marks : 60

INSTRUCTIONS TO CANDIDATES :

m
15781 15781
1. 15781
SECTIONS-A, B, C &15781
D contains 15781 15781each carrying
T WO questions 15781 T EN marks
15781 each 15781

and students has to attempt any ONE question from each SECTION.
2.

o
SECTION-E is COMPULSORY consisting of T EN questions carrying T WENT Y

.r c
marks in all.
15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781
1.
15781

pe
15781
SECTION-A
15781 15781

o m
15781 15781
Discuss the various addressing modes of the machine you are familiar with the help of
15781

a .r c
examples. What is an effective address or offset?

15781 2.
15781 Compare
15781

r p
RISC and CISC
15781 architectures.
15781

e
15781 15781 15781 15781

15781 15781
b
15781 15781 15781

a p
15781 15781 15781 15781

rp
SECTION-B

3. Define Pipelining. What are the types of pipelining? What are the various problems and
15781 15781

4.
performance
15781 issues in15781
b
pipelining? 15781 15781 15781 15781

What is DMA data transfer? In what circumstances this scheme of data transfer is
employed? What are burst mode and cycle stealing in DMA scheme?
15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 SECTION-C

15781 15781 15781 15781 15781

5. What are the similarities and differences between paging and segmentation schemes of
memory management?
15781 15781 15781 15781 15781 15781 15781 15781 15781

6. Define Cache memory. What are the various memory mapping procedures involving
cache memory? Explain.
15781 15781 15781 15781 15781 15781 15781 15781 15781

1 | M-72709 (S6)-2983

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

SECTION-D
15781 15781 15781 15781 15781 15781 15781 15781 15781

7. What is Multiprocessing? What is the difference between multiprocessing and parallel

processing? Explain in detail the memory and resource sharing and inter- processor
15781 15781 communication
15781 in multiprocessor
15781 computers.
15781 15781 15781 15781 15781

8. Discuss the various types of instructions used in a typical assembly language.

15781 15781 15781 15781 15781 15781 15781 15781 15781

SECTION-E

m
15781 15781 15781 15781 15781 15781 15781 15781 15781
9. Write briefly :

o
.r c
a. What is Instruction cycle?
15781 15781 15781 15781 15781 15781 15781 15781 15781

b. What is a Reverse Polish notation? What is its purpose?

15781 15781 c. What

15781

pe
do you mean15781
by micro-programmed
15781 control?
15781

o m
15781 15781 15781

a
d. What are Array processors?

p .r c
r e
15781 15781 15781 15781 15781 15781 15781 15781 15781
e. Differentiate between isolated I/O and memory-mapped I/O.

15781 15781
b
15781 15781 15781

a p
f. Write the major differences between CPU and Peripheral devices.
15781 15781 15781 15781

rp
g. Briefly discuss the programmed I/O mode.

15781 15781

i.
15781 15781

What is Associative memory? b

h. What do you mean by priority interrupt?
15781 15781 15781 15781 15781

15781 15781 j. What is Cache coherence?

15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781

2 | M-72709 (S6)-2983

15781 15781 15781 15781 15781 15781 15781 15781 15781

15781 15781 15781 15781 15781 15781 15781 15781 15781