Sie sind auf Seite 1von 30

24AA128/24LC128/24FC128

128K I2C™ CMOS Serial EEPROM


Device Selection Table • Temperature ranges:
- Industrial (I): -40°C to +85°C
Part VCC Max. Clock Temp.
- Automotive (E): -40°C to +125°C
Number Range Frequency Ranges

24AA128 1.7-5.5V 400 kHz(1) I Description:


24LC128 2.5-5.5V 400 kHz I, E
The Microchip Technology Inc. 24AA128/24LC128/
24FC128 1.7-5.5V 1 MHz(2) I 24FC128 (24XX128*) is a 16K x 8 (128 Kbit) Serial
Note 1: 100 kHz for VCC < 2.5V. Electrically Erasable PROM (EEPROM), capable of
2: 400 kHz for VCC < 2.5V. operation across a broad voltage range (1.7V to 5.5V).
It has been developed for advanced, low-power
Features: applications such as personal communications or data
acquisition. This device also has a page write capabil-
• Single supply with operation down to 1.7V for
ity of up to 64 bytes of data. This device is capable of
24AA128/24FC128 devices, 2.5V for 24LC128 both random and sequential reads up to the 128K
devices
boundary. Functional address lines allow up to eight
• Low-Power CMOS Technology: devices on the same bus, for up to 1 Mbit address
- Write current 3 mA, typical space. This device is available in the standard 8-pin
- Standby current 100 nA, typical plastic DIP, SOIC (3.90 mm and 5.28 mm), TSSOP,
• 2-Wire Serial Interface, I2C™ Compatible MSOP, DFN, and Chip Scale packages.
• Cascadable up to Eight Devices Block Diagram
• Schmitt Trigger Inputs for Noise Suppression
A0 A1 A2 WP HV Generator
• Output Slope Control to Eliminate Ground Bounce
• 100 kHz and 400 kHz Clock Compatibility
• 1 MHz Clock for FC Versions I/O Memory
EEPROM
• Page Write Time 5 ms, typical Control Control XDEC Array
Logic Logic
• Self-Timed Erase/Write Cycle Page Latches
• 64-Byte Page Write Buffer <adjust per device>
• Hardware Write-Protect I/O
SCL
• ESD Protection >4000V YDEC

• More than 1 Million Erase/Write Cycles SDA


• Data Retention > 200 years
• Factory Programming Available VCC
VSS Sense Amp.
• Packages include 8-lead PDIP, SOIC, TSSOP,
R/W Control
DFN, MSOP, and Chip Scale Packages
• Pb-free and RoHS Compliant
*24XX128 is used in this document as a generic part number
for the 24AA128/24LC128/24FC128 devices.

Package Types
PDIP/SOIC TSSOP/MSOP1 DFN CS (Chip Scale)2

A0 1 8 VCC VCC A1 A0
A0 1 8 VCC A0 1 8 VCC
1 2 3
24XX128
24XX128

24XX128

A1 2 7 WP A1 2 7 WP A1 2 7 WP
WP 4 5 A2
A2 3 6 SCL 3 6 A2 3 6 SCL 6 7 8
A2 SCL
VSS 4 5 SDA SDA SCL VSS
VSS 4 5 SDA VSS 4 5 SDA
(TOP DOWN VIEW,
BALLS NOT VISIBLE)
Note 1: Pins A0 and A1 are no-connects for the MSOP package only.
2: Available in I-temp, “AA” only.

© 2008 Microchip Technology Inc. DS21191Q-page 1


24AA128/24LC128/24FC128
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)


VCC .............................................................................................................................................................................6.5V
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V
Storage temperature ...............................................................................................................................-65°C to +150°C
Ambient temperature with power applied ................................................................................................-40°C to +125°C
ESD protection on all pins ......................................................................................................................................................≥ 4 kV

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS


Electrical Characteristics:
DC CHARACTERISTICS Industrial (I): VCC = +1.7V to 5.5V TA = -40°C to +85°C
Automotive (E): VCC = +2.5V to 5.5V TA = -40°C to 125°C
Param.
Sym. Characteristic Min. Max. Units Conditions
No.
D1 — A0, A1, A2, SCL, SDA and — — — —
WP pins:
D2 VIH High-level input voltage 0.7 VCC — V —
D3 VIL Low-level input voltage — 0.3 VCC V VCC ≥ 2.5V
0.2 VCC V VCC < 2.5V
D4 VHYS Hysteresis of Schmitt Trigger 0.05 VCC — V VCC ≥ 2.5V (Note 1)
inputs (SDA, SCL pins)
D5 VOL Low-level output voltage — 0.40 V IOL = 3.0 mA @ VCC = 4.5V
IOL = 2.1 mA @ VCC = 2.5V
D6 ILI Input leakage current — ±1 μA VIN = VSS or VCC, WP = VSS
VIN = VSS or VCC, WP = VCC
D7 ILO Output leakage current — ±1 μA VOUT = VSS or VCC
D8 CIN, Pin capacitance — 10 pF VCC = 5.0V (Note 1)
COUT (all inputs/outputs) TA = 25°C, FCLK = 1 MHz
D9 ICC Read Operating current — 400 μA VCC = 5.5V, SCL = 400 kHz
ICC Write — 3 mA VCC = 5.5V
D10 ICCS Standby current — 1 μA TA = -40°C to +85°C
SCL = SDA = VCC = 5.5V
A0, A1, A2, WP = VSS
— 5 μA TA = -40°C to 125°C
SCL = SDA = VCC = 5.5V
A0, A1, A2, WP = VSS
Note 1: This parameter is periodically sampled and not 100% tested.

DS21191Q-page 2 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
TABLE 1-2: AC CHARACTERISTICS
Electrical Characteristics:
AC CHARACTERISTICS Industrial (I): VCC = +1.7V to 5.5V TA = -40°C to +85°C
Automotive (E): VCC = +2.5V to 5.5V TA = -40°C to 125°C
Param.
Sym. Characteristic Min. Max. Units Conditions
No.
1 FCLK Clock frequency — 100 kHz 1.7V ≤ VCC < 2.5V
— 400 2.5V ≤ VCC ≤ 5.5V
— 400 1.7V ≤ VCC < 2.5V 24FC128
— 1000 2.5V ≤ VCC ≤ 5.5V 24FC128
2 THIGH Clock high time 4000 — ns 1.7V ≤ VCC < 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
600 — 1.7V ≤ VCC < 2.5V 24FC128
500 — 2.5V ≤ VCC ≤ 5.5V 24FC128
3 TLOW Clock low time 4700 — ns 1.7V ≤ VCC < 2.5V
1300 — 2.5V ≤ VCC ≤ 5.5V
1300 — 1.7V ≤ VCC < 2.5V 24FC128
500 — 2.5V ≤ VCC ≤ 5.5V 24FC128
4 TR SDA and SCL rise time — 1000 ns 1.7V ≤ VCC < 2.5V
(Note 1) — 300 2.5V ≤ VCC ≤ 5.5V
— 300 1.7V ≤ VCC ≤ 5.5V 24FC128
5 TF SDA and SCL fall time — 300 ns All except, 24FC128
(Note 1) — 100 1.7V ≤ VCC ≤ 5.5V 24FC128
6 THD:STA Start condition hold time 4000 — ns 1.7V ≤ VCC < 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
600 — 1.7V ≤ VCC < 2.5V 24FC128
250 — 2.5V ≤ VCC ≤ 5.5V 24FC128
7 TSU:STA Start condition setup time 4700 — ns 1.7V ≤ VCC < 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
600 — 1.7V ≤ VCC < 2.5V 24FC128
250 — 2.5V ≤ VCC ≤ 5.5V 24FC128
8 THD:DAT Data input hold time 0 — ns (Note 2)
9 TSU:DAT Data input setup time 250 — ns 1.7V ≤ VCC < 2.5V
100 — 2.5V ≤ VCC ≤ 5.5V
100 — 1.7V ≤ VCC ≤ 5.5V 24FC128
10 TSU:STO Stop condition setup time 4000 — ns 1.7 V ≤ VCC < 2.5V
600 — 2.5 V ≤ VCC ≤ 5.5V
600 — 1.7V ≤ VCC < 2.5V 24FC128
250 — 2.5 V ≤ VCC ≤ 5.5V 24FC128
11 TSU:WP WP setup time 4000 — ns 1.7V ≤ VCC < 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
600 — 1.7V ≤ VCC ≤ 5.5V 24FC128
12 THD:WP WP hold time 4700 — ns 1.7V ≤ VCC < 2.5V
1300 — 2.5V ≤ VCC ≤ 5.5V
1300 — 1.7V ≤ VCC ≤ 5.5V 24FC128
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model, which can be obtained from Microchip’s web site
at www.microchip.com.

© 2008 Microchip Technology Inc. DS21191Q-page 3


24AA128/24LC128/24FC128
TABLE 1-2: AC CHARACTERISTICS (CONTINUED)
Electrical Characteristics:
AC CHARACTERISTICS Industrial (I): VCC = +1.7V to 5.5V TA = -40°C to +85°C
Automotive (E): VCC = +2.5V to 5.5V TA = -40°C to 125°C
Param.
Sym. Characteristic Min. Max. Units Conditions
No.
13 TAA Output valid from clock — 3500 ns 1.7V ≤ VCC < 2.5V
(Note 2) — 900 2.5V ≤ VCC ≤ 5.5V
— 900 1.7V ≤ VCC < 2.5V 24FC128
— 400 2.5V ≤ VCC ≤ 5.5V 24FC128
14 TBUF Bus free time: Time the bus 4700 — ns 1.7V ≤ VCC < 2.5V
must be free before a new 1300 — 2.5V ≤ VCC ≤ 5.5V
transmission can start 1300 — 1.7V ≤ VCC < 2.5V 24FC128
500 — 2.5V ≤ VCC ≤ 5.5V 24FC128
15 TOF Output fall time from VIH 10 + 0.1CB 250 ns All except, 24FC128 (Note 1)
minimum to VIL maximum 250 24FC128 (Note 1)
CB ≤ 100 pF
16 TSP Input filter spike suppression — 50 ns All except, 24FC128 (Notes 1
(SDA and SCL pins) and 3)
17 TWC Write cycle time (byte or — 5 ms —
page)
18 — Endurance 1,000,000 — cycles 25°C (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model, which can be obtained from Microchip’s web site
at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA

5 4
2 D4

SCL
7
3 8 9 10
SDA
6
IN
16

13 14
SDA
OUT

(protected)
WP 11 12
(unprotected)

DS21191Q-page 4 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
2.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE


8-pin 8-pin 8-pin 8-pin 8-pin 8-pin
Name Function
PDIP SOIC TSSOP MSOP DFN CS
A0 1 1 1 — 1 3 User Configurable Chip Select
A1 2 2 2 — 2 2 User Configurable Chip Select
(NC) — — — 1, 2 — — Not Connected
A2 3 3 3 3 3 5 User Configurable Chip Select
VSS 4 4 4 4 4 8 Ground
SDA 5 5 5 5 5 6 Serial Data
SCL 6 6 6 6 6 7 Serial Clock
WP 7 7 7 7 7 4 Write-Protect Input
VCC 8 8 8 8 8 1 +1.7V to 5.5V (24AA128)
+2.5V to 5.5V (24LC128)
+1.7V to 5.5V (24FC128)

2.1 A0, A1, A2 Chip Address Inputs 2.3 Serial Clock (SCL)
The A0, A1 and A2 inputs are used by the 24XX128 for This input is used to synchronize the data transfer to
multiple device operations. The levels on these inputs and from the device.
are compared with the corresponding bits in the slave
address. The chip is selected if the compare is true. 2.4 Write-Protect (WP)
For the MSOP package only, pins A0 and A1 are not This pin must be connected to either VSS or VCC. If tied
connected. to VSS, write operations are enabled. If tied to VCC,
Up to eight devices (two for the MSOP package) may write operations are inhibited but read operations are
be connected to the same bus by using different Chip not affected.
Select bit combinations. These inputs must be
connected to either VCC or VSS. 3.0 FUNCTIONAL DESCRIPTION
In most applications, the chip address inputs A0, A1
The 24XX128 supports a bidirectional 2-wire bus and
and A2 are hard-wired to logic ‘0’ or logic ‘1’. For
data transmission protocol. A device that sends data
applications in which these pins are controlled by a
onto the bus is defined as a transmitter and a device
microcontroller or other programmable device, the chip
receiving data as a receiver. The bus must be
address pins must be driven to logic ‘0’ or logic ‘1’
controlled by a master device which generates the
before normal device operation can proceed.
Serial Clock (SCL), controls the bus access and
2.2 Serial Data (SDA) generates the Start and Stop conditions while the
24XX128 works as a slave. Both master and slave can
This is a bidirectional pin used to transfer addresses operate as a transmitter or receiver, but the master
and data into and out of the device. It is an open drain device determines which mode is activated.
terminal. Therefore, the SDA bus requires a pull-up
resistor to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for
400 kHz and 1 MHz).
For normal data transfer, SDA is allowed to change
only during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.

© 2008 Microchip Technology Inc. DS21191Q-page 5


24AA128/24LC128/24FC128
4.0 BUS CHARACTERISTICS The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
The following bus protocol has been defined: clock pulse.
• Data transfer may be initiated only when the bus Each data transfer is initiated with a Start condition and
is not busy. terminated with a Stop condition. The number of the
• During data transfer, the data line must remain data bytes transferred between the Start and Stop
stable whenever the clock line is high. Changes in conditions is determined by the master device.
the data line while the clock line is high will be
interpreted as a Start or Stop condition. 4.5 Acknowledge
Accordingly, the following bus conditions have been Each receiving device, when addressed, is obliged to
defined (Figure 4-1). generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
4.1 Bus Not Busy (A) clock pulse, which is associated with this Acknowledge
Both data and clock lines remain high. bit.
Note: The 24XX128 does not generate any
4.2 Start Data Transfer (B) Acknowledge bits if an internal
A high-to-low transition of the SDA line while the clock programming cycle is in progress.
(SCL) is high determines a Start condition. All A device that acknowledges must pull down the SDA
commands must be preceded by a Start condition. line during the acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
4.3 Stop Data Transfer (C) the acknowledge related clock pulse. Of course, setup
A low-to-high transition of the SDA line, while the clock and hold times must be taken into account. During
(SCL) is high, determines a Stop condition. All reads, a master must signal an end of data to the slave
operations must end with a Stop condition. by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
4.4 Data Valid (D) slave (24XX128) will leave the data line high to enable
the master to generate the Stop condition.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(A) (B) (D) (D) (C) (A)
SCL

SDA

Start Address or Data Stop


Condition Acknowledge Allowed Condition
Valid to Change

FIGURE 4-2: ACKNOWLEDGE TIMING


Acknowledge
Bit

SCL 1 2 3 4 5 6 7 8 9 1 2 3

SDA Data from transmitter Data from transmitter

Transmitter must release the SDA line at this point, Receiver must release the SDA line
allowing the Receiver to pull the SDA line low to at this point so the Transmitter can
acknowledge the previous eight bits of data. continue sending data.

DS21191Q-page 6 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
5.0 DEVICE ADDRESSING FIGURE 5-1: CONTROL BYTE
FORMAT
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1). Read/Write Bit
The control byte consists of a 4-bit control code. For the
24XX128, this is set as ‘1010’ binary for read and write Chip Select
operations. The next three bits of the control byte are Control Code Bits
the Chip Select bits (A2, A1, A0). The Chip Select bits
allow the use of up to eight 24XX128 devices on the S 1 0 1 0 A2 A1 A0 R/W ACK
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
Slave Address
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits Start Bit Acknowledge Bit
are, in effect, the three Most Significant bits of the word
address.
For the MSOP package, the A0 and A1 pins are not 5.1 Contiguous Addressing Across
connected. During device addressing, the A0 and A1 Multiple Devices
Chip Select bits (Figures 5-1 and 5-2) should be set to
‘0’. Only two 24XX128 MSOP packages can be The Chip Select bits A2, A1 and A0 can be used to
connected to the same bus. expand the contiguous address space for up to 1 Mbit
by adding up to eight 24XX128 devices on the same
The last bit of the control byte defines the operation to bus. In this case, software can use A0 of the control
be performed. When set to a one, a read operation is byte as address bit A14; A1 as address bit A15; and A2
selected. When set to a zero, a write operation is as address bit A16. It is not possible to sequentially
selected. The next two bytes received define the read across device boundaries.
address of the first data byte (Figure 5-2). Because
only A13…A0 are used, the upper two address bits are For the MSOP package, up to two 24XX128 devices
“don’t care” bits. The upper address bits are transferred can be added for up to 256 Kbit of address space. In
first, followed by the Less Significant bits. this case, software can use A2 of the control byte as
address bit A16. Bits A0 (A14) and A1 (A15) of the
Following the Start condition, the 24XX128 monitors control byte must always be set to logic ‘0’ for the
the SDA bus checking the device type identifier being MSOP.
transmitted. Upon receiving a ‘1010’ code and
appropriate device select bits, the slave device outputs
an Acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24XX128 will select a read
or write operation.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS

Control Byte Address High Byte Address Low Byte

A A A A A A A A A A A
1 0 1 0 1 0 R/W x x • • • • • •
2 13 12 11 10 9 8 7 0

Control Chip
x = “don’t care” bit
Code Select
Bits

© 2008 Microchip Technology Inc. DS21191Q-page 7


24AA128/24LC128/24FC128
6.0 WRITE OPERATIONS master should transmit more than 64 bytes prior to
generating the Stop condition, the address counter will
6.1 Byte Write roll over and the previously received data will be over-
written. As with the byte write operation, once the Stop
Following the Start condition from the master, the condition is received, an internal write cycle will begin
control code (four bits), the Chip Select (three bits) and (Figure 6-2). If an attempt is made to write to the array
the R/W bit (which is a logic low) are clocked onto the with the WP pin held high, the device will acknowledge
bus by the master transmitter. This indicates to the the command, but no write cycle will occur, no data will
addressed slave receiver that the address high byte will be written and the device will immediately accept a new
follow after it has generated an Acknowledge bit during command.
the ninth clock cycle. Therefore, the next byte
transmitted by the master is the high-order byte of the 6.3 Write Protection
word address and will be written into the Address
Pointer of the 24XX128. The next byte is the Least The WP pin allows the user to write-protect the entire
Significant Address Byte. After receiving another array (0000-3FFF) when the pin is tied to VCC. If tied to
Acknowledge signal from the 24XX128, the master VSS the write protection is disabled. The WP pin is
device will transmit the data word to be written into the sampled at the Stop bit for every Write command
addressed memory location. The 24XX128 acknowl- (Figure 1-1). Toggling the WP pin after the Stop bit will
edges again and the master generates a Stop have no effect on the execution of the write cycle.
condition. This initiates the internal write cycle and
during this time, the 24XX128 will not generate Note: Page write operations are limited to
Acknowledge signals (Figure 6-1). If an attempt is writing bytes within a single physical
made to write to the array with the WP pin held high, the page, regardless of the number of
device will acknowledge the command, but no write bytes actually being written. Physical
cycle will occur, no data will be written, and the device page boundaries start at addresses
will immediately accept a new command. After a byte that are integer multiples of the page
Write command, the internal address counter will point buffer size (or ‘page size’) and end at
to the address location following the one that was just addresses that are integer multiples of
written. [page size – 1]. If a Page Write
command attempts to write across a
6.2 Page Write physical page boundary, the result is
that the data wraps around to the
The write control byte, word address, and the first data beginning of the current page (over-
byte are transmitted to the 24XX128 in much the same writing data previously stored there),
way as in a byte write. The exception is that instead of instead of being written to the next
generating a Stop condition, the master transmits up to page, as might be expected. It is,
63 additional bytes, which are temporarily stored in the therefore, necessary for the applica-
on-chip page buffer, and will be written into memory tion software to prevent page write
once the master has transmitted a Stop condition. operations that would attempt to cross
Upon receipt of each word, the six lower Address a page boundary.
Pointer bits are internally incremented by ‘1’. If the
FIGURE 6-1: BYTE WRITE
S
Bus Activity T S
Master Control Address Address
A T
R Byte High Byte Low Byte Data O
T P
SDA Line S1010A AA
210 0
xx P

Bus Activity A A A A
C C C C x = “don’t care” bit
K K K K

FIGURE 6-2: PAGE WRITE


S
T Control Address Address S
Bus Activity A T
R Byte High Byte Low Byte Data Byte 0 Data Byte 63
Master O
T P
SDA Line AAA xx P
S10102 100
A A A A A
Bus Activity C C C C C
K K K K K
x = “don’t care” bit

DS21191Q-page 8 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
7.0 ACKNOWLEDGE POLLING FIGURE 7-1: ACKNOWLEDGE
POLLING FLOW
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (This feature can be used to maximize bus
throughput). Once the Stop condition for a Write Send
command has been issued from the master, the device Write Command
initiates the internally timed write cycle. ACK polling
can be initiated immediately. This involves the master
sending a Start condition, followed by the control byte Send Stop
for a Write command (R/W = 0). If the device is still Condition to
busy with the write cycle, then no ACK will be returned. Initiate Write Cycle
If no ACK is returned, the Start bit and control byte must
be resent. If the cycle is complete, then the device will
return the ACK and the master can then proceed with
the next Read or Write command. See Figure 7-1 for Send Start
flow diagram.

Send Control Byte


with R/W = 0

Did Device No
Acknowledge
(ACK = 0)?
Yes

Next
Operation

© 2008 Microchip Technology Inc. DS21191Q-page 9


24AA128/24LC128/24FC128
8.0 READ OPERATION 8.2 Random Read
Read operations are initiated in much the same way as Random read operations allow the master to access
write operations with the exception that the R/W bit of any memory location in a random manner. To perform
the control byte is set to ‘1’. There are three basic types this type of read operation, the word address must first
of read operations: current address read, random read be set. This is done by sending the word address to the
and sequential read. 24XX128 as part of a write operation (R/W bit set to
‘0’). Once the word address is sent, the master gener-
8.1 Current Address Read ates a Start condition following the acknowledge. This
terminates the write operation, but not before the inter-
The 24XX128 contains an address counter that main-
nal Address Pointer is set. The master then issues the
tains the address of the last word accessed, internally
control byte again, but with the R/W bit set to a ‘1’. The
incremented by ‘1’. Therefore, if the previous read
24XX128 will then issue an acknowledge and transmit
access was to address ‘n’ (n is any legal address), the
the 8-bit data word. The master will not acknowledge
next current address read operation would access data
the transfer but does generate a Stop condition, which
from address n + 1.
causes the 24XX128 to discontinue transmission
Upon receipt of the control byte with R/W bit set to ‘1’, (Figure 8-2). After a random Read command, the
the 24XX128 issues an acknowledge and transmits the internal address counter will point to the address
8-bit data word. The master will not acknowledge the location following the one that was just read.
transfer, but does generate a Stop condition and the
24XX128 discontinues transmission (Figure 8-1). 8.3 Sequential Read
Sequential reads are initiated in the same way as a
FIGURE 8-1: CURRENT ADDRESS
random read except that after the 24XX128 transmits
READ
the first data byte, the master issues an acknowledge
S
T S
as opposed to the Stop condition used in a random
Bus Activity A Control Data T read. This acknowledge directs the 24XX128 to
Master R Byte Byte O transmit the next sequentially addressed 8-bit word
T P
SDA Line
(Figure 8-3). Following the final byte transmitted to the
S 1 0 1 0 A AA 1 P
2 1 0 master, the master will NOT generate an acknowledge
A N but will generate a Stop condition. To provide
Bus Activity C O
K sequential reads, the 24XX128 contains an internal
A
C Address Pointer which is incremented by one at the
K completion of each operation. This Address Pointer
allows the entire memory contents to be serially read
during one operation. The internal Address Pointer will
automatically roll over from address 3FFF to address
0000 if the master acknowledges the byte received
from the array address 3FFF.
FIGURE 8-2: RANDOM READ
S S
Bus Activity T T S
Control Address Address Control Data
Master A A T
R Byte High Byte Low Byte R Byte Byte O
T T P
SDA Line S1 01 0 AAA0 xx S 1 0 1 0 A A A1 P
2 1 0 2 1 0
A A A A N
Bus Activity C C C C O
K K K K A
x = “don’t care” bit C
K

FIGURE 8-3: SEQUENTIAL READ


Control S
Bus Activity T
Byte Data (n) Data (n + 1) Data (n + 2) Data (n + x)
Master O
P

SDA Line P
A A A A N
C C C C O
Bus Activity K K K K A
C
K

DS21191Q-page 10 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
9.0 PACKAGING INFORMATION
9.1 Package Marking Information

8-Lead PDIP (300 mil) Example:

XXXXXXXX 24AA128
T/XXXNNN I/P e3 017
YYWW 0510

8-Lead SOIC (3.90 mm) Example:

XXXXXXXT 24LC128I
XXXXYYWW SN e3 0510
NNN 017

8-Lead SOIC (5.28 mm) Example:

XXXXXXXX 24LC128
T/XXXXXX I/SM e3
YYWWNNN 0510017

8-Lead TSSOP Example:

XXXX 4LC
TYWW I510
NNN 017

8-Lead Chip Scale Example:

XXXXXXX 24AA128
YYWWNNN 0810017

© 2008 Microchip Technology Inc. DS21191Q-page 11


24AA128/24LC128/24FC128
Package Marking Information (Continued)
8-Lead MSOP Example:

XXXXXT 4L128I
YWWNNN 051017

8-Lead DFN-S Example:

XXXXXXX 24LC128
T/XXXXX I/MF
YYWW 0510
NNN 017

Legend: XX...X Part number or part number code


T Temperature (I, E)
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code (2 characters for small packages)
e3 Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.

*Standard device marking consists of Microchip part number, year code, week code, and traceability code. For
device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

First Line Marking Codes


Part No. TSSOP Package Codes MSOP Package Codes
24AA128 4AC 4A128T
24LC128 4LC 4L128T
24FC128 4FC 4F128T

DS21191Q-page 12 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128


 
  
  
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

NOTE 1
E1

1 2 3

D
E

A A2

A1 L
c

e
b1 eB
b

6&! 7,8.
'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,

&
&  = = 

##4 4!!   - 
1!&
&   = =

"# &

"# >#& .  - -

##4>#& .   <
:  9&  -< -? 
 &
& 9  - 
9# 4!!  <  
6  9#>#& )  ? 
9
* 9#>#& )  < 
:  
* + 1 = = -
  
  !"#$%&" '  ()"&'"!&)
&#*& &  & # 
 +%&,  & !&
- '!
!#.#

&"#'
#%! 

& "!
!
#%! 

& "!
!! 
&$#/  !#
 '!
#&
   .0
1,21!'!
 
&$& "!
**&
"&&
 !


   

  * ,<1

© 2008 Microchip Technology Inc. DS21191Q-page 13


24AA128/24LC128/24FC128


  

!
 ""#$%& !'
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

e
N

E1

NOTE 1

1 2 3

h α
b
h

c
A A2 φ

A1 L

L1 β

6&! 99. .


'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,
:  8 &  = = 

##4 4!!   = =
&#
%%+   = 
:  >#& . ?1,

##4>#& . -1,
:  9&  1,
, '% @
&
A  = 
3

&9& 9  = 


3

& & 9 .3


3

& I B = <B
9# 4!!   = 
9#>#& ) - = 

# %&
D B = B

# %&1
&&
' E B = B
  
  !"#$%&" '  ()"&'"!&)
&#*& &  & # 
 +%&,  & !&
- '!
!#.#

&"#'
#%! 

& "!
!
#%! 

& "!
!! 
&$#''  !#
 '!
#&
   .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
 "
!!



   

  * ,1

DS21191Q-page 14 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128


  

!
 ""#$%& !'
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

© 2008 Microchip Technology Inc. DS21191Q-page 15


24AA128/24LC128/24FC128


  

!
 (( $)%* !+
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

D
N

E1

1 2
e
b

c
A2 φ
A

β
A1 L

6&! 99. .


'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,
:  8 &   = -

##4 4!!   = <
&#
%%+   = 
:  >#& . ? = <?

##4>#& .  = -<
:  9&  - = --
3

&9& 9  = ?


3

& I B = <B
9# 4!!   = 
9#>#& ) -? = 

# %&
D = = B

# %&1
&&
' E = = B
  
 :C(C. 5.C&# #(%
' #:,
 +%&,  & !&
- '!
!#.#

&"#'
#%! 

& "!
!
#%! 

& "!
!! 
&$#''  !#


   

  * ,?1

DS21191Q-page 16 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128

Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging

© 2008 Microchip Technology Inc. DS21191Q-page 17


24AA128/24LC128/24FC128


 ,-  -" . 

!
 ,/%/, ! 
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

E1

NOTE 1

1 2
b
e

c
A A2 φ

A1 L1 L

6&! 99. .


'!
9'&! 7 7: ;
7"') 
%! 7 <
&  ?1,
:  8 &  = = 

##4 4!!  <  
&#
%%   = 
:  >#& . ?1,

##4>#& . -  

##49&   - -
3

&9& 9  ? 


3

& & 9 .3


3

&  B = <B
9# 4!!   = 
9#>#& )  = -
  
  !"#$%&" '  ()"&'"!&)
&#*& &  & # 
 '!
!#.#

&"#'
#%! 

& "!
!
#%! 

& "!
!! 
&$#''  !#
- '!
#&
   .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
 "
!!



   

  * ,<?1

DS21191Q-page 18 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128


 ( " 

!
 .0( ( ! 
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

E
E1

NOTE 1

1 2
e

c φ
A A2

A1 L1 L

6&! 99. .


'!
9'&! 7 7: ;
7"') 
%! 7 <
&  ?1,
:  8 &  = = 

##4 4!!   < 
&#
%%   = 
:  >#& . 1,

##4>#& . -1,
:  9&  -1,
3

&9& 9  ? <


3

& & 9 .3


3

&  B = <B
9# 4!!  < = -
9#>#& )  = 
  
  !"#$%&" '  ()"&'"!&)
&#*& &  & # 
 '!
!#.#

&"#'
#%! 

& "!
!
#%! 

& "!
!! 
&$#''  !#
- '!
#&
   .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
 "
!!


   

  * ,1

© 2008 Microchip Technology Inc. DS21191Q-page 19


24AA128/24LC128/24FC128


 
1
 $ .0(123)1 
4'5 647,8
  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

D e
D1 b L
N N

E
E2
E1
EXPOSED
PAD

NOTE 1 1 2 2 1 NOTE 1
D2

TOP VIEW BOTTOM VIEW


φ

A A2

A1 A3
NOTE 2

6&! 99. .


'!
9'&! 7 7: ;
7"') 
%! 7 <
&  1,
:  8 &  = < 

##4 4!!  = ? <
&#
%%    
1! 4!! - .3
:  9&  1,

##49&  ?1,
.$
!##9&  -<  
:  >#& . 1,

##4>#& . 1,
.$
!##>#& . ? - ?
,
&&>#& ) -  
,
&&9& 9  ? 
,
&&&
.$
!## D  = =

# %&
 = = B
  
  !"#$%&" '  ()"&'"!&)
&#*& &  & # 
 4'  

'
$
!#&) !&#!
- '!
#&
   .0
1,2 1!'!
 
&$& "!
**&
"&&
 !
.32 % '!
("!"*&
"&&
 (%
%
'&
 "
!!



   

  * ,-1

DS21191Q-page 20 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128

  3
& '
!&" & 4# *!( !!& 
  4 %&

&#&
&& 255***'
  
'5 4

© 2008 Microchip Technology Inc. DS21191Q-page 21


24AA128/24LC128/24FC128

8-Lead Chip Scale Package (CS) – 3x2x3 Ball Pattern [CSP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging

Please contact your local Microchip representative for specific details.

DS21191Q-page 22 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
APPENDIX A: REVISION HISTORY

Revision L
Corrections to Section 1.0, Electrical Characteristics.

Revision M
Added 1.8V 400 kHz option for 24FC128.

Revision N
Revised Sections 2.1, 2.4 and 6.3. Removed 14-Lead
TSSOP Package.

Revision P
Changed 1.8V to 1.7V throughout document; Revised
Features Section; Replaced Package Drawings;
Revised Product ID Section.

Revision Q (June 2008)


Updated packaging; Added Chip Scale package.

© 2008 Microchip Technology Inc. DS21191Q-page 23


24AA128/24LC128/24FC128
NOTES:

DS21191Q-page 24 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
THE MICROCHIP WEB SITE CUSTOMER SUPPORT
Microchip provides online support via our WWW site at Users of Microchip products can receive assistance
www.microchip.com. This web site is used as a means through several channels:
to make files and information easily available to • Distributor or Representative
customers. Accessible by using your favorite Internet
• Local Sales Office
browser, the web site contains the following
information: • Field Application Engineer (FAE)
• Technical Support
• Product Support – Data sheets and errata,
application notes and sample programs, design • Development Systems Information Line
resources, user’s guides and hardware support Customers should contact their distributor,
documents, latest software releases and archived representative or field application engineer (FAE) for
software support. Local sales offices are also available to help
• General Technical Support – Frequently Asked customers. A listing of sales offices and locations is
Questions (FAQ), technical support requests, included in the back of this document.
online discussion groups, Microchip consultant Technical support is available through the web site
program member listing at: http://support.microchip.com
• Business of Microchip – Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives

CUSTOMER CHANGE NOTIFICATION


SERVICE
Microchip’s customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip web site at
www.microchip.com, click on Customer Change
Notification and follow the registration instructions.

© 2008 Microchip Technology Inc. DS21191Q-page 25


24AA128/24LC128/24FC128
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod-
uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation
can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager Total Pages Sent ________


RE: Reader Response

From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N

Device: 24AA128/24LC128/24FC128 Literature Number: DS21191Q

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

DS21191Q-page 26 © 2008 Microchip Technology Inc.


24AA128/24LC128/24FC128
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X /XX Examples:

Device
a) 24AA128-I/P: Industrial Temp.,
Temperature Package
Range 1.7V, PDIP package.
b) 24AA128T-I/SN: Tape and Reel,
Industrial Temp., 1.7V, SOIC
Device: 24AA128: 128 Kbit 1.7V I2C Serial EEPROM
package.
24AA128T: 128 Kbit 1.7V I2C Serial EEPROM
(Tape and Reel) c) 24AA128-I/ST: Industrial Temp.,
24LC128: 128 Kbit 2.5V I2C Serial EEPROM 1.7V, TSSOP package.
24LC128T: 128 Kbit 2.5V I2C Serial EEPROM d) 24AA128-I/MS: Industrial Temp.,
(Tape and Reel) 1.7V, MSOP package.
24FC128: 128 Kbit High Speed I2C Serial e) 24LC128-E/P: Extended Temp.,
EEPROM 2.5V, PDIP package.
24FC128T: 128 Kbit High Speed I2C Serial
f) 24LC128-I/SN: Industrial Temp.,
EEPROM (Tape and Reel)
2.5V, SOIC package.
g) 24LC128T-I/SN: Tape and Reel,
Temperature I = -40°C to +85°C Industrial Temp., 2.5V, SOIC
Range: E = -40°C to +125°C package.
h) 24LC128-I/MS: Industrial Temp.,
Package: P = Plastic DIP (300 mil body), 8-lead 2.5V, MSOP package.
SN = Plastic SOIC (3.90 mm body), i) 24FC128-I/P: Industrial Temp.,
8-lead 1.7V, High Speed, PDIP package.
SM = Plastic SOIC (5.28 mm body),
j) 24FC128-I/SN: Industrial Temp.,
8-lead
1.7V, High Speed, SOIC package.
ST = Plastic TSSOP (4.4 mm), 8-lead
MF = Dual, Flat, No Lead (DFN) k) 24FC128T-I/SN: Tape and Reel,
(6x5 mm body), 8-lead Industrial Temp., 1.7V, High Speed,
MS = Plastic Micro Small Outline SOIC package
(MSOP), 8-lead l) 24AA128T-I/CS15K:Industrial
CS15K(1) = Chip Scale (CS), 8-lead (I-temp, Temp., 1.7V, CS package, Tape and
“AA”, Tape and Reel only) Reel

Note 1: “15K” indicates 150K technology

© 2007 Microchip Technology Inc. DS21191P-page27


24AA128/24LC128/24FC128
NOTES:

DS21191P-page28 © 2007 Microchip Technology Inc.


Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device Trademarks


applications and the like is provided only for your convenience
The Microchip name and logo, the Microchip logo, Accuron,
and may be superseded by updates. It is your responsibility to
dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro,
ensure that your application meets with your specifications.
PICSTART, PRO MATE, rfPIC and SmartShunt are registered
MICROCHIP MAKES NO REPRESENTATIONS OR
trademarks of Microchip Technology Incorporated in the
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
U.S.A. and other countries.
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, FilterLab, Linear Active Thermistor, MXDEV, MXLAB,
INCLUDING BUT NOT LIMITED TO ITS CONDITION, SEEVAL, SmartSensor and The Embedded Control Solutions
QUALITY, PERFORMANCE, MERCHANTABILITY OR Company are registered trademarks of Microchip Technology
FITNESS FOR PURPOSE. Microchip disclaims all liability Incorporated in the U.S.A.
arising from this information and its use. Use of Microchip Analog-for-the-Digital Age, Application Maestro, CodeGuard,
devices in life support and/or safety applications is entirely at dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
the buyer’s risk, and the buyer agrees to defend, indemnify and ECONOMONITOR, FanSense, In-Circuit Serial
hold harmless Microchip from any and all damages, claims, Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB
suits, or expenses resulting from such use. No licenses are Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM,
conveyed, implicitly or otherwise, under any Microchip PICDEM.net, PICtail, PIC32 logo, PowerCal, PowerInfo,
intellectual property rights. PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total
Endurance, UNI/O, WiperLock and ZENA are trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2008, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide


headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.

© 2008 Microchip Technology Inc. DS21191Q-page 29


WORLDWIDE SALES AND SERVICE
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office India - Bangalore Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-4182-8400 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-4182-8422 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon Denmark - Copenhagen
India - New Delhi
Fax: 480-792-7277 Hong Kong Tel: 45-4450-2828
Tel: 91-11-4160-8631
Technical Support: Tel: 852-2401-1200 Fax: 45-4485-2829
Fax: 91-11-4160-8632
http://support.microchip.com Fax: 852-2401-3431
India - Pune France - Paris
Web Address:
Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20
www.microchip.com
Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79
Atlanta Fax: 61-2-9868-6755
Japan - Yokohama Germany - Munich
Duluth, GA
China - Beijing Tel: 49-89-627-144-0
Tel: 678-957-9614 Tel: 81-45-471- 6166
Tel: 86-10-8528-2100 Fax: 49-89-627-144-44
Fax: 678-957-1455 Fax: 81-45-471-6122
Fax: 86-10-8528-2104 Italy - Milan
Boston Korea - Daegu
China - Chengdu Tel: 39-0331-742611
Westborough, MA Tel: 82-53-744-4301
Tel: 86-28-8665-5511 Fax: 39-0331-466781
Tel: 774-760-0087 Fax: 82-53-744-4302
Fax: 86-28-8665-7889 Netherlands - Drunen
Fax: 774-760-0088 Korea - Seoul
China - Hong Kong SAR Tel: 82-2-554-7200 Tel: 31-416-690399
Chicago
Tel: 852-2401-1200 Fax: 82-2-558-5932 or Fax: 31-416-690340
Itasca, IL
Tel: 630-285-0071 Fax: 852-2401-3431 82-2-558-5934 Spain - Madrid
Fax: 630-285-0075 China - Nanjing Tel: 34-91-708-08-90
Malaysia - Kuala Lumpur
Tel: 86-25-8473-2460 Tel: 60-3-6201-9857 Fax: 34-91-708-08-91
Dallas
Addison, TX Fax: 86-25-8473-2470 Fax: 60-3-6201-9859 UK - Wokingham
Tel: 972-818-7423 China - Qingdao Tel: 44-118-921-5869
Malaysia - Penang
Fax: 972-818-2924 Tel: 86-532-8502-7355 Fax: 44-118-921-5820
Tel: 60-4-227-8870
Detroit Fax: 86-532-8502-7205 Fax: 60-4-227-4068
Farmington Hills, MI China - Shanghai Philippines - Manila
Tel: 248-538-2250 Tel: 86-21-5407-5533 Tel: 63-2-634-9065
Fax: 248-538-2260 Fax: 86-21-5407-5066 Fax: 63-2-634-9069
Kokomo China - Shenyang Singapore
Kokomo, IN Tel: 86-24-2334-2829 Tel: 65-6334-8870
Tel: 765-864-8360 Fax: 86-24-2334-2393 Fax: 65-6334-8850
Fax: 765-864-8387
China - Shenzhen Taiwan - Hsin Chu
Los Angeles Tel: 86-755-8203-2660 Tel: 886-3-572-9526
Mission Viejo, CA Fax: 86-755-8203-1760 Fax: 886-3-572-6459
Tel: 949-462-9523
China - Wuhan Taiwan - Kaohsiung
Fax: 949-462-9608
Tel: 86-27-5980-5300 Tel: 886-7-536-4818
Santa Clara Fax: 86-27-5980-5118 Fax: 886-7-536-4803
Santa Clara, CA
China - Xiamen Taiwan - Taipei
Tel: 408-961-6444
Tel: 86-592-2388138 Tel: 886-2-2500-6610
Fax: 408-961-6445
Fax: 86-592-2388130 Fax: 886-2-2508-0102
Toronto
China - Xian Thailand - Bangkok
Mississauga, Ontario,
Tel: 86-29-8833-7252 Tel: 66-2-694-1351
Canada
Fax: 86-29-8833-7256 Fax: 66-2-694-1350
Tel: 905-673-0699
Fax: 905-673-6509 China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

01/02/08

DS21191Q-page 30 © 2008 Microchip Technology Inc.

Das könnte Ihnen auch gefallen