Sie sind auf Seite 1von 9
CA723, CA723C Data Sheet April 1999 File Number 788.4 Voltage Regulators Adjustable from 2V to

CA723, CA723C

Data Sheet

April 1999

File Number

788.4

Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors

The CA723 and CA723C are silicon monolithic integrated circuits designed for service as voltage regulators at output voltages ranging from 2V to 37V at currents up to 150mA.

Each type includes a temperature-compensated reference amplifier, an error amplifier, a power series pass transistor, and a current-limiting circuit. They also provide independently accessible inputs for adjustable current limiting and remote shutdown and, in addition, feature low standby current drain, low temperature drift, and high ripple rejection.

The CA723 and CA723C may be used with positive and negative power supplies in a wide variety of series, shunt, switching, and floating regulator applications. They can provide regulation at load currents greater than 150mA and in excess of 10A with the use of suitable NPN or PNP external pass transistors.

Ordering Information

PART

TEMP. RANGE

   

NUMBER

(

o C)

 

PACKAGE

PKG. NO.

CA0723E

-55 to 125

14

Ld PDIP

E14.3

CA0723T

-55 to 125

10

Pin Can

T10.C

CA0723CE

0 to 70

14

Ld PDIP

E14.3

Features

• Up to 150mA Output Current

• Positive and Negative Voltage Regulation

• Regulation in Excess of 10A with Suitable Pass Transistors

• Input and Output Short-Circuit Protection

• Load and Line Regulation

• Direct Replacement for 723 and 723C Industry Types

• Adjustable Output Voltage

.0.03%

.

.

.

.

.

.

.

.

.

.

.

.

2V to 37V

Applications

• Series and Shunt Voltage Regulator

• Floating Regulator

• Switching Voltage Regulator

• High-Current Voltage Regulator

• Temperature Controller

Pinouts

CA723 (PDIP)

TOP VIEW

NC 1 14 NC CURRENT FREQ 2 13 LIMIT COMP CURRENT V+ UNREG 3 12
NC
1
14
NC
CURRENT
FREQ
2
13
LIMIT
COMP
CURRENT
V+ UNREG
3
12
SENSE
INPUT
INV
4
-
11
V
C
INPUT
ERROR
AMP
NON-INV
5
+
10
V
INPUT
O
VOLT
V REF
6
9
V
REF
Z
V-
7
8
NC
CA723C (CAN)
TOP VIEW
CURRENT LIMIT
TAB
10
CURRENT
FREQ
SENSE
1
9
COMP
V+
INV
2
8
INPUT
UNREG
+
INPUT
ERROR
AMP
-
NON-INV
3
7
V C
INPUT
VOLT
REF
V
REF
4
6
V O
5
V-, (CASE INTERNALLY
CONNECTED TO TERM 5)

3-3

3-3

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

CA723, CA723C

Functional Block Diagram

FREQUENCY V+ UNREGULATED COMPENSATION TEMPERATURE- INPUT COMPENSATED ZENER INVERTING INPUT V C - V REF
FREQUENCY
V+
UNREGULATED
COMPENSATION
TEMPERATURE-
INPUT
COMPENSATED
ZENER
INVERTING
INPUT
V C
-
V
REF
VOLT
SERIES PASS
ERROR
REF
AMP
TRANSISTOR
AMP
+
NON-INVERTING
INPUT
V O REGULATED
OUTPUT
V Z
CURRENT
CURRENT
V- LIMIT
SENSE

CURRENT

LIMITER

V+ V C UNREGULATED R1 R4 R5 R3 INPUT 500 25k 1k 1k Q8 Q3
V+
V
C
UNREGULATED
R1
R4
R5
R3
INPUT
500
25k
1k
1k
Q8
Q3
Q7
D3
Q14
D1
6.2V
Q15
R2
Q4
Q9
15k
R12
15k
Q5
Q11 Q12
R6
D4
100
C1
Q10
Q13
5pF
Q1
D2
Q6
6.2V
R9
R10
R11
R7
Q16
R8
300
20k
150
30k
5k
INVERTING
V REF
NON-INVERTING
V-
INPUT
INPUT

V O

V Z

FREQUENCY

COMPENSATION

CURRENT

LIMIT

CURRENT

SENSE

FIGURE 1. EQUIVALENT SCHEMATIC DIAGRAM OF THE CA723 AND CA723C

3-4

3-4

CA723, CA723C

Absolute Maximum Ratings

. (Between V+ and V- Terminals) Pulse Voltage for 50ms Pulse Width (Between V+ and V- Terminals)

DC

.

.

Supply

Voltage.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.40V

.50V

Differential Input-Output Voltage Differential Input Voltage Between Inverting and Noninverting Inputs

.

.

.

.

.

.

.

.

.40V

±5V

Between Noninverting Input and V- Current From Zener Diode Terminal (V Z )

.

.

.

.

.

.

.

.

.

.

.

.

.8V

25mA

Operating Conditions

Temperature Range

-55 o C to 125 o C

Thermal Information

Thermal Resistance (Typical, Note 1)

 

JA ( o C/W)

 

JC ( o C/W)

PDIP Package

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

120

 

N/A

Can.

. Device Dissipation CA723T, Up to T A = 25 o C

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

. CA723E, CA723CE, Up to T A = 25 o C

.

.

.

.

.

.

.

.

Metal

.

.

.

.

.

.

.

.

136

 

65

.900mW

.1000mW

CA723T, Above T A = 25 o

 

7.4mW/

o C

CA723E, CA723CE, Above T A = 25 o C

 

.

.

.

.

.

.

.

.

.

.

.

.

8.3mW/

o C

Maximum Storage Temperature

 

-65 o C to 150 o C

Maximum Lead Temperature, During Soldering At a distance 1/16” ± 1/32” (1.59mm ± 0.79mm) from case for 10s Max

265 o C

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. JA is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

T A = 25 o C, V+ = V C = V I = 12V, V- = 0, V O = 5V, I L = 1mA, C 1 = 100pF, C REF = 0, R SCP = 0, Unless Otherwise Specified. Divider impedance R 1 R 2 R 1 + R 2 at noninverting input, Terminal 5 = 10k . (Figure 20)

     

CA723

 

CA723C

 

PARAMETER

TEST CONDITION

MIN

TYP

MAX

MIN

TYP

MAX

UNITS

DC CHARACTERISTICS

Quiescent Regulator Current, I Q

I

L = 0, V I = 30V

-

2.3

3.5

-

2.3

4

mA

Input Voltage Range, V I

 

9.5

-

40

9.5

-

40

V

Output Voltage Range, V O

 

2

-

37

2

-

37

V

Differential Input-Output Voltage, V I - V O

 

3

-

38

3

-

38

V

Reference Voltage, V REF

 

6.95

7.15

7.35

6.8

7.15

7.5

V

Line Regulation (Note 2)

V I = 12V to 40V

-

0.02

0.2

-

0.1

0.5

% V O

V I = 12V to 15V

-

0.01

0.1

-

0.01

0.1

% V O

V I = 12V to 15V,

-

-

0.3

-

-

-

% V O

A = -55 o C to 125 o C

T

V I = 12V to 15V,

-

-

-

-

-

0.3

% V O

A = 0 o C to 70 o C

T

Load Regulation (Note 2)

I L = 1mA to 50mA

-

0.03

0.15

-

0.03

0.2

% V O

I L = 1mA to 50mA,

-

-

0.6

-

-

-

% V O

A = -55 o C to 125 o C

T

I

L = 1mA to 50mA,

-

-

-

-

-

0.6

% V O

A = 0 o C to 70 o C

T

Output-Voltage Temperature Coefficient, V O

A = -55 o C to 125 o C

T

-

0.002

0.015

-

-

-

%/ o C

A = 0 o C to 70 o C

T

-

-

 

- -

0.003

0.015

%/ o C

Ripple Rejection (Note 3)

f

= 50Hz to 10kHz

-

74

 

- -

74

 

- dB

= 50Hz to 10kHz, C REF = 5 F

f

-

86

- -

 

86

 

- dB

Short Circuit Limiting Current, I LIM

R SCP = 10

, V O = 0

-

65

 

- -

65

 

- mA

3-5

3-5

CA723, CA723C

DC Electrical Specifications

T A = 25 o C, V+ = V C = V I = 12V, V- = 0, V O = 5V, I L = 1mA, C 1 = 100pF, C REF = 0, R SCP = 0, Unless Otherwise Specified. Divider impedance R 1 R 2 R 1 + R 2 at noninverting input,

Terminal 5 = 10k . (Figure 20)

(Continued)

     

CA723

 

CA723C

 

PARAMETER

TEST CONDITION

MIN

TYP

MAX

MIN

TYP

MAX

UNITS

Equivalent Noise RMS Output Voltage, V N (Note 3)

BW = 100Hz to 10kHz, C REF = 0

 

- -20

-

-

20

 

- V

BW = 100Hz to 10kHz, C REF = 5 F

 

2.5

- -

 

-

2.5

 

- V

NOTES:

2. Line and load regulation specifications are given for condition of a constant chip temperature. For high dissipation condition, temperature drifts must be separately taken into account.

3. For C REF (See Figure 20)

Typical Performance Curves (CA723)

MAX JUNCTION TEMP (T J ) = 150 o C THERMAL RESISTANCE = 150 o
MAX JUNCTION TEMP (T J ) =
150
o C
THERMAL RESISTANCE = 150 o C/W
150
QUIESCENT DISSIPATION (PQ) = 60mW
(NO HEAT SINK)
100
AMBIENT TEMPERATURE
(T A ) =
25
o C
50
125
o C
0
0
10
20
30
40
MAXIMUM LOAD CURRENT (mA)

DIFFERENTIAL INPUT - OUTPUT VOLTAGE (V)

FIGURE 2. MAX LOAD CURRENT vs DIFFERENTIAL INPUT- OUTPUT VOLTAGE

0.05 OUTPUT VOLTAGE (V O ) = 5V INPUT VOLTAGE (V I ) = 12V
0.05
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V I ) = 12V
SHORT CIRCUIT PROTECTION
0
RESISTANCE (R SCP ) = 10
-0.05
-0.1
-55 o C
AMBIENT TEMP (T A ) = 25 o C
-0.15
125
o C
-0.2
-0.25
0
5
10
15
20
25
30
LOAD REGULATION (V O )

OUTPUT CURRENT (mA)

FIGURE 4. LOAD REGULATION WITH CURRENT LIMITING

OUTPUT VOLTAGE (V O ) = 5V INPUT VOLTAGE (V I ) = 12V SHORT
OUTPUT VOLTAGE (V O ) = 5V
INPUT
VOLTAGE (V I ) = 12V
SHORT CIRCUIT PROTECTION
0.05
RESISTANCE (R SCP ) = 0
0
AMBIENT TEMPERATURE
(T A ) = 25 o C
-0.05
o
-55
C
-0.1
125
o C
-0.15
-0.2
0
20
40
60
80
100
LOAD REGULATION (V O )

OUTPUT CURRENT (mA)

FIGURE 3. LOAD REGULATION WITHOUT CURRENT LIMITING

OUTPUT VOLTAGE (V O ) = 5V INPUT VOLTAGE (V I ) = 12V SHORT
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V I )
= 12V
SHORT CIRCUIT PROTECTION
0.1
RESISTANCE (R SCP ) = 0
0
AMBIENT
TEMPERATURE (T A ) =
-55 o C
-0.1
0.2
25
o C
-0.3
125
o C
-0.4
0
20
40
60
80
100
LOAD REGULATION (V O )

OUTPUT CURRENT (mA)

FIGURE 5. LOAD REGULATION WITH CURRENT LIMITING

3-6

3-6

CA723, CA723C

Typical Performance Curves (CA723) (Continued)

1.2 1.0 0.8 0.6 0.4 0.2 0 0 20 40 60 80 100 OUTPUT VOLTAGE
1.2
1.0
0.8
0.6
0.4
0.2
0
0
20
40
60
80
100
OUTPUT VOLTAGE (V)
o C
125
o C
25
AMBIENT TEMPERATURE (T A ) = -55 o C
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V I ) = 12V
SHORT CIRCUIT
PROTECTION
RESISTANCE
(R SCP
)
= 10

FIGURE 6.

OUTPUT CURRENT (mA)

CURRENT LIMITING CHARACTERISTICS

MAX. JUNCTION TEMP. (T J ) = 150 o C 150 THERMAL RESISTANCE = 150
MAX. JUNCTION TEMP. (T J ) = 150 o C
150
THERMAL RESISTANCE =
150
o C/W
QUIESCENT DISSIPATION
(P Q ) =
60mW
TO-5 STYLE PACKAGE WITH NO
HEAT
SINK
100
AMBIENT TEMPERATURE (T A ) = 25 o C
50
70
o C
0
0
10
20
30
40
MAXIMUM LOAD CURRENT (mA)

DIFFERENTIAL INPUT - OUTPUT VOLTAGE (V)

FIGURE 8. MAX LOAD CURRENT vs DIFFERENTIAL INPUT- OUTPUT VOLTAGE

OUTPUT VOLTAGE (V O ) = 5V INPUT VOLTAGE (V I ) = 12V SHORT
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V I ) = 12V
SHORT CIRCUIT PROTECTION
RESISTANCE (R SCP ) =
0
AMBIENT TEMPERATURE (T A ) = 25 o C
0
0
o C
70
o C
-0.1
-0.2 0
20
40
60
80
100
LOAD REGULATION (V O )

OUTPUT CURRENT (mA)

FIGURE 10. LOAD REGULATION WITHOUT CURRENT LIMITING

OUTPUT VOLTAGE (V O ) = REFERENCE VOLTAGE (V REF ) LOAD CIRCUIT (I L
OUTPUT VOLTAGE (V O )
= REFERENCE
VOLTAGE
(V
REF )
LOAD CIRCUIT (I L ) = 0
5
4
AMBIENT TEMPERATURE
(T A ) =
-55 o C
3
25
o C
2
125
o C
1
0
0
10
20
30
40
QUIESCENT CURRENT (mA)

INPUT VOLTAGE (V)

FIGURE 7. QUIESCENT CURRENT vs INPUT VOLTAGE

o MAX. JUNCTION TEMP. (T J ) = 125 C 150 THERMAL RESISTANCE = 125
o
MAX. JUNCTION TEMP. (T J ) = 125
C
150
THERMAL RESISTANCE =
125
o C/W
QUIESCENT DISSIPATION
DUAL - IN - LINE PLASTIC
(P Q ) = 60mW
PACKAGE
WITH NO HEAT SINK
100
AMBIENT TEMPERATURE (T A ) =
25
o C
50
70
o C
0
0
10
20
30
40
MAXIMUM LOAD CURRENT (mA)

DIFFERENTIAL INPUT - OUTPUT VOLTAGE (V)

FIGURE 9. MAX LOAD CURRENT vs DIFFERENTIAL INPUT- OUTPUT VOLTAGE FOR CA723CE

OUTPUT VOLTAGE (V O ) = 5V INPUT VOLTAGE (V ) = 12V I SHORT
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V ) =
12V
I
SHORT CIRCUIT PROTECTION
RESISTANCE (R SCP ) =
10
o
0
AMBIENT TEMPERATURE
(T A ) = 25
C
0
o C
-0.1
70
o C
-0.2
0
10
20
30
LOAD REGULATION (V O )

OUTPUT CURRENT (mA)

FIGURE 11. LOAD REGULATION WITH CURRENT LIMITING

3-7

3-7

CA723, CA723C

Typical Performance Curves (CA723) (Continued)

1.2 AMBIENT TEMPERATURE (T A ) = 25 o C 1.0 0.8 0.6 0.4 0.2
1.2
AMBIENT TEMPERATURE (T A )
= 25 o C
1.0
0.8
0.6
0.4
0.2
70
o C
0
o C
0
0
10
20
40
60
80
100
OUTPUT VOLTAGE (V)
OUTPUT VOLTAGE (V O ) = 5V
INPUT VOLTAGE (V I ) = 12V
SHORT CIRCUIT PROTECTION
RESISTANCE (R SCP ) = 10

FIGURE 12.

OUTPUT CURRENT (mA)

CURRENT LIMITING CHARACTERISTICS

OUTPUT VOLTAGE VOLTAGE (V REF ) (V O ) = REFERENCE LOAD CURRENT (IL) =
OUTPUT VOLTAGE
VOLTAGE (V REF )
(V O ) =
REFERENCE
LOAD CURRENT (IL) = 0
5
4
AMBIENT TEMPERATURE
(T A ) = 25 o C
3
0
o C
2
70
o C
1
0
0
10
20
30
40
QUIESCENT CURRENT (mA)

INPUT VOLTAGE (V)

FIGURE 13. QUIESCENT CURRENT vs INPUT VOLTAGE

Typical Performance Curves (CA723 and CA723C)

INPUT VOLTAGE (V I ) = 12V OUTPUT VOLTAGE (V O ) = 5V LOAD
INPUT VOLTAGE (V I ) = 12V
OUTPUT VOLTAGE (V O ) = 5V
LOAD CURRENT (I L )
= I TO 50mA
0.2
AMBIENT TEMPERATURE (T A ) = 25 o C
SHORT
CIRCUIT PROTECTION
0.1
RESISTANCE (R SCP ) =
0
0
-0.1
-0.2
-0.3
-5
5
15
25
35
45
LOAD REGULATION (V O )

DIFFERENTIAL INPUT - OUTPUT VOLTAGE (V)

FIGURE 14. LOAD REGULATION vs DIFFERENTIAL INPUT- OUTPUT VOLTAGE

INPUT VOLTAGE (V I ) = 12V, OUTPUT VOLTAGE (V O ) = LOAD CURRENT
INPUT VOLTAGE (V I ) = 12V, OUTPUT VOLTAGE (V O ) =
LOAD CURRENT (I L ) = 40mA
5V
AMBIENT
TEMPERATURE (T A ) = 25 o C
15
SHORT CIRCUIT PROTECTION RESISTANCE (R SCP) = 0
10
LOAD CURRENT
(I
L )
10
0
5
OUTPUT VOLTAGE (V O )
-10
0
-20
5
-30
10
-5
5
15
25
35
45
OUTPUT VOLTAGE DEVIATION (mA)
LOAD DEVIATION (mA)

TIME ( s)

FIGURE 16. LINE TRANSIENT RESPONSE

OUTPUT VOLTAGE (V O ) = 5V LOAD CURRENT (I ) = 1mA L AMBIENT
OUTPUT VOLTAGE (V O ) = 5V
LOAD CURRENT (I
)
= 1mA
L
AMBIENT TEMPERATURE (T A ) = 25 o C
0.3
DIFFERENTIAL INPUT VOLTAGE (
VT)
= 3V
SHORT
CIRCUIT PROTECTION RESISTANCE
(R SCP) = 0
0.2
0.1
0
-0.1
-0.2
-5
5
15
25
35
45
LINE REGULATION (V O )

DIFFERENTIAL INPUT - OUTPUT VOLTAGE (V)

FIGURE 15. LINE REGULATION vs DIFFERENTIAL INPUT- OUTPUT VOLTAGE

0.8 200 CURRENT LIMITING SENSE VOLTAGE 0.7 160 0.6 120 SHORT CIRCUIT LIMITING CURRENT WITH
0.8
200
CURRENT LIMITING
SENSE VOLTAGE
0.7
160
0.6
120
SHORT CIRCUIT LIMITING
CURRENT WITH R SCP = 5
0.5
80
0.4
WITH R SCP = 10
40
0.3
0
-50
0
50
100
150
CURRENT LIMITING SENSE VOLTAGE (V)
SHORT CIRCUIT LIMITING CURRENT (mA)

JUNCTION TEMPERATURE ( o C)

FIGURE 17. CURRENT LIMITING CHARACTERISTIC vs JUNCTION TEMPERATURE

3-8

3-8

CA723, CA723C

Typical Performance Curves (CA723 and CA723C) (Continued)

4 6 INPUT VOLTAGE (V I ) 2 4 0 2 OUTPUT VOLTAGE (V O
4
6
INPUT VOLTAGE (V I )
2
4
0
2
OUTPUT
VOLTAGE (V O )
-2
0
INPUT VOLTAGE (V I ) = 12V
OUTPUT VOLTAGE (V O ) =
5V
LOAD CURRENT (I L ) = 1mA
-4
-2
AMBIENT TEMPERATURE
(T A ) = 25 o C
SHORT CIRCUIT PROTECTION RESISTANCE
(R SCP ) = 0
-4
-6
-5
5
15
25
35
45
OUTPUT VOLTAGE DEVIATION (mA)
INPUT VOLTAGE DEVIATION (V)

FIGURE 18.

TIME ( s)

LOAD TRANSIENT RESPONSE

Typical Application Circuits

C

V+ V C V I V REF V O R SCP CURRENT REGULATED R 1
V+
V C
V I
V
REF
V O
R
SCP
CURRENT
REGULATED
R
1
LIMIT
OUTPUT
NON
CURRENT
R
INV
SENSE
3
INPUT
INV.
C
INPUT
1
100pF
R
REF
2
V-
COMP

Circuit Performance Data:

Regulated Output Voltage 5V Line Regulation ( V I = 3V) 0.5mV Load Regulation ( I L = 50mA) 1.5mV

Note: R 3 =

R 1 R 2 R 1 + R 2

For Minimum Temperature Drift

FIGURE 20. LOW VOLTAGE REGULATOR CIRCUIT (V O = 2V TO 7V)

10 8 INPUT VOLTAGE (V I ) = 12V 6 OUTPUT VOLTAGE (V O )
10
8
INPUT VOLTAGE (V I ) = 12V
6
OUTPUT VOLTAGE (V O ) =
5V
4
LOAD CURRENT (I L ) = 50mA
AMBIENT TEMPERATURE (T A ) = 25 o C
2
SHORT CIRCUIT PROTECTION
1
RESISTANCE (R SCP ) =
0
8
1
F
6
4
LOAD CAPACITANCE (C L ) = 0
2
0.1
8
6
4
2
0.01
2
4
68
2
468
2
4
68
2
4 68
100
1k
10k
100k
1M
OUTPUT IMPEDANCE (W)

FREQUENCY (Hz)

FIGURE 19. OUTPUT IMPEDANCE vs FREQUENCY

V+ V C V I V REF V O R SCP CURRENT REGULATED R 3
V+
V C
V I
V
REF
V O
R
SCP
CURRENT
REGULATED
R 3
LIMIT
OUTPUT 15V
CURRENT
R 1
SENSE
NON
C
INV.
1
INV
100pF
INPUT
INPUT
R 2
V-
COMP

Circuit Performance Data:

Line Regulation ( V I = 3V) 1.5mV Load Regulation ( I L = 50mA) 4.5mV

Note: R 3 =

R 1 R 2

For Minimum Temperature Drift

R 1 + R 2 R 3 May Be Eliminated For Minimum Component Count

FIGURE 21. HIGH VOLTAGE REGULATOR CIRCUIT (V O = 7V TO 37V)

3-9

3-9

CA723, CA723C

Typical Application Circuits (Continued)

V+ V C V I R 5 R V 2 REF V 2k Z V
V+
V C
V I
R
5
R
V
2
REF
V
2k
Z
V O
R
4
3k
CURRENT
LIMIT
CURRENT
SENSE
INV.
R
NON
3
R
INPUT
1
INV.
3k
INPUT
V-
COMP
REGULATED
C
1
OUTPUT-15V
100pF

Circuit Performance Data:

Line Regulation ( V I = 3V) 1mV Load Regulation ( I L = 100mA) 2mV Note: For Applications Employing the TO-5 Style Package and Where V Z Is Required, An External; 6.2V Zener Diode Should be Connected in Series with V O (Terminal 6).

FIGURE 22. NEGATIVE VOLTAGE REGULATOR CIRCUIT V I R 3 60 2N5956 V+ OR V
FIGURE 22. NEGATIVE VOLTAGE REGULATOR CIRCUIT
V
I
R
3
60
2N5956
V+
OR
V
V
C
2N6108
REF
V O
R 1
CURRENT
LIMIT
R
SCP
CURRENT
SENSE
INV.
NON
REGULATED
INPUT
R 2
INV
OUTPUT 5V
V-
COMP
INPUT
C
1
0.001 F

FIGURE 24.

Circuit Performance Data:

Line Regulation ( V I = 3V) 0.5mV Load Regulation ( I L = 1A) 5mV

POSITIVE VOLTRAGE REGULATOR CIRCUIT (WITH EXTERNAL PNP PASS TRANSISTOR)

V I

V C V+ V REF V O REGULATED CURRENT R SCP OUTPUT 15V LIMIT CURRENT
V C
V+
V
REF
V O
REGULATED
CURRENT
R SCP
OUTPUT 15V
LIMIT
CURRENT
R 1
SENSE
NON
INV.
INV
INPUT
R 2
INPUT
V-
COMP
C 1
100pF

Circuit Performance Data:

Line Regulation ( V I = 3V) 1.5mV Load Regulation ( I L = 1A) 15mV

FIGURE 23. POSITIVE VOLTAGE REGULATOR CIRCUIT (WITH EXTERNAL NPN PASS TRANSISTOR)

R

R

V I

V C V+ REGULATED V REF OUTPUT 5V V O R 3 R SCP 2.7k
V C
V+
REGULATED
V
REF
OUTPUT 5V
V O
R
3
R
SCP
2.7k
30
CURRENT
R
4
1
LIMIT
5.6k
CURRENT
SENSE
NON
INV.
INV
2
COMP
V-
INPUT
INPUT
C
1
0.001 F

Circuit Performance Data:

Line Regulation ( V = 3V) 0.5mV Load Regulation ( I L = 10mA) 1mV Short Circuit Current 20mA

FIGURE 25. FOLDBACK CURRENT LIMITING CIRCUIT

3-10

3-10

CA723, CA723C

Typical Application Circuits (Continued)

R

5

3.9k V I = 85V V+ V C V REF V O V Z TI
3.9k
V I = 85V
V+
V
C
V
REF
V
O
V
Z
TI
2N3442
R
4
R
3k
1
CURRENT
R SCP
LIMIT
1
D
1
NON
CURRENT
12V
INV.
SENSE
SK3062
INPUT
INV.
INPUT
R
3
R
3k
2
V-
COMP
C 1
0.001 F
REGULATED

Circuit Performance Data:

OUTPUT-50V

Line Regulation ( V = 20V) 15mV Load Regulation ( I L = 50mA) 20mV NOTE: For applications employing the TO-5 Style Package and where V Z is required, an external 6.2V zener diode should be connected in series with V O (terminal 6)

FIGURE 26. POSITIVE FLOATING REGULATOR CIRCUIT

V I V+ V C NOTE 2 V REF V O R SCP REGULATED OUTPUT
V I
V+
V C
NOTE 2
V REF
V O
R SCP
REGULATED
OUTPUT 5V
CURRENT
R 1
LIMIT
CURRENT
SENSE
NON INV.
INPUT
INV COMP
R 3
R 2
INPUT
V-
R 4
2k
C 1
TI
CCSL
0.001 F
2N3053
LOGIC
2.k
INPUT

Circuit Performance Data:

Line Regulation ( V I = 3V) 0.5mV Load Regulation ( I L = 50mA) 1.5mV Short Circuit Current 20mA NOTE: 1. A current limiting transistor may be used for shutdown if current limiting is not required. 2. Add a diode if V O > 10V.

FIGURE 28. REMOTE SHUTDOWN REGULATOR CIRCUIT WITH CURRENT LIMITING

R

5

10k V+ V C V I V REF V R 6 O 10k V Z
10k
V+
V C
V I
V REF
V
R 6
O
10k
V
Z
TI
2N6211
R 2
R 3
CURRENT
3k
D 1
LIMIT
12V
CURRENT
SK3062
SENSE
NON
INV.
INV.
INPUT
INPUT
R 1
C 1
R 4
V- 0.001 F
3k
COMP
REGULATED

Circuit Performance Data:

OUTPUT-100V

Line Regulation ( V I = 20V) 30mV Load Regulation ( I L =100mA) 20mV NOTE: For applications employing the TO-5 Style Package and where V Z is required, an external 6.2V zener diode should be connected in series with V O (terminal 6)

FIGURE 27. NEGATIVE FLOATING REGULATOR CIRCUIT V I V+ V C R 4 V REF
FIGURE 27. NEGATIVE FLOATING REGULATOR CIRCUIT
V I
V+
V C
R 4
V REF
V O
R 3
100
100
V
Z
REGULATED
C
OUTPUT 5V
R 1
CURRENT LIMIT
CURRENT SENSE
INV
NON INV.
INPUT
V-
COMP
INPUT
R 2
C 1
0.005 F

Circuit Performance Data:

Line Regulation ( V I = 10V) 0.5mV

Load Regulation ( I L = 100mA) 1.5mV

NOTE: For applications employing the TO-5 Style Package and where V Z is required, an external 6.2V zener diode should be connected in series with V O (terminal 6).

FIGURE 29. SHUNT REGULATOR CIRCUIT

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

3-11

3-11