Sie sind auf Seite 1von 18

Current-Voltage Analysis of BJT's

Muhammad Adeel
M.Sc. Electronics (KU)
M.Phil. ISPA (KU)
Current & Voltage Analysis

2 Muhammad Adeel 27-Sep-17


3 Muhammad Adeel 27-Sep-17
4 Muhammad Adeel 27-Sep-17
5 Muhammad Adeel 27-Sep-17
Example

6 Muhammad Adeel 27-Sep-17


Example

7 Muhammad Adeel 27-Sep-17


8 Muhammad Adeel 27-Sep-17
Saturation region

9 Muhammad Adeel 27-Sep-17


10 Muhammad Adeel 27-Sep-17
11 Muhammad Adeel 27-Sep-17
12 Muhammad Adeel 27-Sep-17
Cut-off region

13 Muhammad Adeel 27-Sep-17


Cutoff

Saturation

14 Muhammad Adeel 27-Sep-17


DC Load Line

•The bottom of the load line is at ideal cutoff where Ic = 0 and VCE = Vcc.
•The top of the load line is at saturation where Ic = IC(sat) and VCE = VCE(sat) (which
is most likely to be approximately 0.7 volts in the above given configuration).
•In between cutoff and saturation along the load line is the active region of the
transistor's operation.

15 Muhammad Adeel 27-Sep-17


Example

16 Muhammad Adeel 27-Sep-17


Transistor as a Switch

Conditions in Cutoff

17 Muhammad Adeel 27-Sep-17


Conditions in Saturation

A Simple Application of a Transistor Switch

18 Muhammad Adeel 27-Sep-17

Das könnte Ihnen auch gefallen