Sie sind auf Seite 1von 2

QP.

CODE
B.E / B.Tech. LABORATORY EXAMINATIONS, OCTOBER / NOVEMBER 2018
Third Semester
Electronics Communication and Engineering
EC8361 - ANALOG AND DIGITAL CIRCUITS LABORATORY
(Common to Electronics and Telecommunication
Engineering & Medical Electronics)
(Regulations - 2017)
Time : 3 Hours Max. Marks 100

Aim/Principle/Apparatus Tabulation/Circuit/ Calculation Viva-Voce Record Total


required/Procedure Program/Drawing & Results
100
25 30 25 10 10

Construct a Common Emitter BJT amplifier using voltage divider bias and determine the
1.
frequency response. Calculate the bandwidth from the obtained frequency response. (100)

Construct a Common Collector BJT amplifier using voltage divider bias and determine the
2.
frequency response. Calculate the bandwidth from the obtained frequency response. (100)

Construct a Common Source FET amplifier and determine the frequency response. Calculate
3.
the bandwidth from the obtained frequency response. (100)

Construct a Darlington amplifier using BJT and determine the frequency response. Calculate
4.
the bandwidth from the obtained frequency response. (100)

Construct a Differential amplifier using BJT and determine the common mode gain, differential
5.
mode gain and CMRR. (100)

Construct a Cascode amplifier and determine the frequency response. Calculate the bandwidth
6.
from the obtained frequency response. (100)

Construct a Cascade amplifier and determine the frequency response. Calculate the bandwidth
7.
from the obtained frequency response. (100)

8. Construct a Single stage amplifier and determine the frequency response. Calculate the
bandwidth from the obtained frequency response. (100)

Construct a multistage amplifier and determine the frequency response. Calculate the
9.
bandwidth from the obtained frequency response. (100)

10. Design and implement BCD to Excess-3 code converter using logic gates and verify its truth
table. (100)

Design and implement Excess-3 to BCD code converter using logic gates and verify its truth
11.
table. (100)

Design and implement binary to gray code converter and gray to binary code converter using
12.
logic gates and verify its truth table. (100)

Design and implement 4-bit binary Adder / Subtractor using IC 7483. (100)
13.

Design and implement BCD adder using IC 7483. (100)


14.

15. Design and implement 4x2 encoder and 2x4 decoder using logic gates and verify its truth table.
(100)
Design and implement 4x1 multiplexer and 1x4 de-multiplexer using logic gates and verify its
16.
truth table. (100)

Design and construct a 4 – bit mod-12 ripple counter and verify its truth table. (100)
17.

Design and construct a 4 – bit mod-10 ripple counter and verify its truth table. (100)
18.

Construct a 3-bit synchronous up / down counter and verify its truth table. (100)
19.

20. Design and implement binary to gray code converter and vice versa using logic gates and verify
its truth table. (100)

Construct regulated power supply for the DC voltage of 12V. (100)


21.

Simulate BJT amplifier with the following biasing using spice. (100)
22.
a. Fixed bias
b. Voltage divider bias
c. Self -bias
Simulate Common source-FET amplifier with the following biasing using spice. (100)
23.
a. Fixed bias
b. Voltage divider bias
c. Self -bias.

Simulate Common source MOSFET amplifier with the following biasing using spice. (100)
24.

a. Fixed bias
b. Voltage divider bias
c. Self -bias.

Simulate Cascode and Cascade BJT amplifier using spice. (100)


25.

Das könnte Ihnen auch gefallen