BA01: Analog IC Design

Course Description

Cadence Design Systems, Inc

January 31, 2008

 BA01: Analog IC Design

© 1990-2008 Cadence Design Systems, Inc. All rights reserved.

Printed in the United States of America.
Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Cadence Trademarks
Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are
attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks, contact the
corporate legal department at the address above or call 800.862.4522.

1st Silicon Success® FormalCheck® QPlace®

Allegro® HDL-ICE® Quest®
Assura™ Incisive® SeismIC™
BuildGates® IP Gallery™ SignalStorm®
Cadence® (brand and logo) Nano Encounter™ Silicon Design Chain™
CeltIC® NanoRoute™ Silicon Ensemble®
ClockStorm® NC-Verilog® SoC Encounter™
CoBALT™ OpenBook® online documentation SourceLink® online customer
Conformal® library support
Connections® OrCAD® Specman®
Design Foundry® OrCAD Capture® Spectre®
Diva® OrCAD Layout® TtME®
Dracula® PacifIC™ UltraSim®
Encounter® Palladium® Verifault-XL®
Fire & Ice® Pearl® Verilog®
First Encounter® PowerSuite™ Virtuoso®
PSpice® VoltageStorm®
Other Trademarks
Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered
trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with
permission.
All other trademarks are the property of their respective holders.

Confidentiality Notice
No part of this publication may be reproduced in whole or in part by any means (including photocopying or
storage in an information storage/retrieval system) or transmitted in any form or by any means without prior
written permission from Cadence Design Systems, Inc. (Cadence).
Information in this document is subject to change without notice and does not represent a commitment on the part
of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its
licensors, and is supplied subject to, and may be used only by Cadence’s customer in accordance with, a written
agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence
does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or
usefulness of the information contained in this document. Cadence does not warrant that use of such information
will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind
that may result from use of such information.
RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as
set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS
252.227-7013.
UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used
except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United
States.

2 Cadence Design Systems, Inc.

 BA01: Analog IC Design

Table of Contents

I. Description ___________________________________________________________ 4
II. Course Objectives ______________________________________________________ 4
III. Reference Books _______________________________________________________ 5
IV. Course Structure ______________________________________________________ 5
V. Course Outline_________________________________________________________ 5
VII. Related Courses________________________________________________________ 8

Cadence Design Systems, Inc. 3

 BA01: Analog IC Design

BA01: Analog IC Design

I. Description

This Analog Integrated-Circuit (IC) course provides the student with practical working
knowledge of the fundamental designs and techniques needed to make analog integrated
circuits work in commercial applications. Students are taught a variety of proven industry
approaches for successful modeling, analysis, optimization, and performance measurement of
a wide range of important analog functions using systematic methodologies that many only
learn after years on the job.

Students will become familiar with a variety of important analog topics, including--but not
limited to--primitive analog blocks; biasing and references; single stage, differential, and
low-noise amplifiers; sampled and continuous time filters; and oscillators. The student will
also be exposed to analog design at the system level, and learn how design specifications are
achieved and real-world design trade-offs are made in modern analog integrated circuits.

II. Course Objectives

On successful completion of the module, the student will be able to demonstrate a professional
working repertoire of analog designs and techniques. In the process, the student will learn
about the fundamental analysis skills necessary for commercial design success. At the end of
this course, students should be familiar with the basic building blocks of CMOS analog circuits
to carry out detailed analyses, modeling, design, and verification of analog integrated circuits.

Students will be able to:

• Use NMOS and PMOS transistors to create and analyze basic designs.
• Use, design, and analyze basic CMOS structures (amplifiers, mirrors, multi-stage
amplifiers, comparators, tuned amplifiers, differential amplifiers).
• Analyze (make trade-offs) and reduce the sources of noise in circuits.
• Re-reference noise throughout the circuit and calculate and apply the transform
function.
• Work with filter structures and equations, emphasizing the design of practical filters for
integrated circuits.
• Use the mathematics and circuit structures for sampling, issues with aliasing and noise,
and practical IC structures.
• Use the specialized characteristics of advanced amplifier circuits and be able to work
with second order effects of these amplifiers.
• Select appropriate topologies per circuit applications.
• Discuss various methods of designing voltage references and distributing controlled
bias currents, and ways to handle the associated issues of noise and crosstalk.
• Calculate error budgets for reference distributions.

4 Cadence Design Systems, Inc.

 BA01: Analog IC Design

• Select, use, and design the various types of oscillators and practical designs for low and
high frequency integrated circuits.
• Use the mathematics required to analyze the oscillation robustness and noise
characteristics of these oscillators.
• Use the mathematics of frequency and phase-locked loop design.
• Design phase detectors and VCOs used in low and high frequency PLLs.
• Design stable simple phase lock loops and discuss noise and jitter reduction and
measurement.
• Detail practical designs for charge pumps in PLLs, and describe how higher order and
fractional-n loops can be implemented in ICs.
• Demonstrate and analyze the topologies for non-linear circuits in practical
implementations on ICs.
• Apply digital correction techniques to integrated circuits for testing, error correction,
yield, and design robustness.
• Apply basic IC layout skills to floorplan and design analog and mixed-signal layouts.

III. Reference Books

Required:

1) Design of Analog CMOS Integrate Circuits, Behzad Razavi

2) Microelectronic Circuits, Fifth Edition, Sedra & Smith

Optional:

1) CMOS Analog Circuit Design, Allen & Holberg

2) Analysis and Design of Analog Integrated Circuits, Gray, Hurst, Lewis, and Meyer
3) Analog Integrated Circuit Design, Johns and Martin

IV. Course Structure

This course will include 72 hours of lecture. Lectures will be delivered in three-hour sessions,
three times a week, over a period of eight weeks, with a week break, followed by a final exam.
Students will be expected to do three graded homework assignments that could require running
Cadence tools.

V. Course Outline

1. Basic CMOS Structures

1.1. MOS I/V characteristics
1.2. Second-order effects
1.3. MOS device models
1.4. CMOS logic structure
1.5. CMOS switching behavior

Cadence Design Systems, Inc. 5

 BA01: Analog IC Design

1.6. Basic logic structures

2. Amplifiers
2.1. Gain and load lines
2.2. Active loads
2.3. Current mirrors
2.4. Differential pairs
2.5. Multi-stage amplifiers
2.6. Comparators
2.7. Achieving stability
2.8. Settling behavior
2.9. Compensation
2.10. Classes of amplifiers
2.11. Tuned amplifiers
2.12. Differential amplifiers
2.13. Common-mode response

3. Noise
3.1. Statistical characteristics of noise
3.2. Types of noise (thermal, 1/f, etc)
3.3. Representation of noise in circuits
3.4. Noise reduction techniques

4. Filters
4.1. RLC filters
4.2. Active RC filters
4.3. GmC filters
4.4. Impedance matching
4.5. Equalization

5. Sampling
5.1. Sampling methods
5.2. Aliasing
5.3. Switched-cap filters
5.4. Switched-cap noise analysis

6. Advanced Amplifiers
6.1. Amplifiers for switched-cap circuits
6.2. Low noise amplifiers
6.3. Impedance matching
6.4. Low-distortion amplifiers
6.5. Auto-zero and chopped amplifiers
6.6. Common-mode feedback

7. Bias Circuits
7.1. Band-gap references

6 Cadence Design Systems, Inc.

 BA01: Analog IC Design

7.2. Bias distribution

7.3. Matching calculations
7.4. Noise considerations
7.5. Crosstalk issues

8. Oscillators
8.1. Phase noise
8.2. Relaxation
8.3. LC oscillators
8.4. RC oscillators
8.5. Ring oscillators
8.6. Drift considerations
8.7. XTAL oscillators

9. Phase-locked Loops (PLL)

9.1. Frequency-locked loops
9.2. Phase-locked loop basics
9.3. Stability
9.4. Phase detectors
9.5. Lock and acquisition
9.6. Noise analysis
9.7. Voltage-controlled oscillators (VCO)

10. Advanced PLL Topics

10.1. Charge pumps
10.2. Higher order loops
10.3. Fractional-N loops

11. Non-linear Circuits

11.1. Mixers
11.2. Rectifiers
11.3. Switch-cap switches
11.4. AGC

12. Calibration
12.1. Foreground vs. background
12.2. Advantages of calibration
12.3. Trim DACs
12.4. Test signals
12.5. Correlation

13. Layout
13.1. Analog/RF layout overview
13.2. Floorplanning
13.3. Device placement
13.4. Signal routing

Cadence Design Systems, Inc. 7

 BA01: Analog IC Design

13.5. Clock routing

13.6. Digital layout overview
13.7. Mixed-signal layout overview
13.8. Isolation techniques
13.9. DRC/LVS

VII. Related Courses

Courses being taught in addition to BA01: Analog IC Design:

• Virtuoso Analog Design Environment (3 days)

• Virtuoso Spectre Circuit Simulator (2.5 days)
• Analog Modeling with Verilog-A (2 days)
• Behavioral Modeling w/Verilog AMS (2 days)
• Virtuoso UltraSim Full-Chip Simulator (2 days)
• Virtuoso AMS Designer (2 days)
• Using Virtuoso Spectre Simulator Effectively (2 days)
• Virtuoso Spectre RF Tools (3 days)
• Virtuoso Layout Editor (2 days)
• Virtuoso XL Layout Editor (3 days)
• Assura Parasitic Extraction (RCX) (1.5 days)
• Assura Verification (2 days)
• Cadence QRC User Transistor-level Extraction (1 day)
• Virtuoso Layout Editor (2 days)
• Virtuoso Layout Editor XL (3 days)

8 Cadence Design Systems, Inc.