B.E. (Electronics Engineering / Elect. & Telecommunication / Elect.

& Communication
Engineering) Seventh Semester (C.B.S.)
DSP Processor & Architecture

P. Pages : 2 NIR/KW/18/3527/3535
Time : Three Hours *1810* Max. Marks : 80
_____________________________________________________________________
Notes : 1. All questions carry marks as indicated.

rg
2. Solve Question 1 OR Questions No. 2.
3. Solve Question 3 OR Questions No. 4.
4. Solve Question 5 OR Questions No. 6.
5. Solve Question 7 OR Questions No. 8.

s.O
6. Solve Question 9 OR Questions No. 10.
7. Solve Question 11 OR Questions No. 12.
8. Assume suitable data whenever necessary.
9. Diagrams should be given whenever necessary.
10. Illustrate your answers whenever necessary with the help of neat sketches.
11. Use of non programmable calculator is permitted.

1. a)

b) nt
Elaborate how pipelined architecture in DSP processors have improved its performance.

Discuss the convolution operation in DSPs using MAC unit.

7

6
de
OR

2. a) Illustrate the circular mode of addressing in DSP with example. 5

tu

b) Justify for a TMS 320 C5X processor the memory access procedure is consisting of 8
onchip RAM memory access.
S

3. a) Elaborate the TMS 320 CXX architecture. 8

b) Explain the operations performed when the TMS 320 C5X issues the following 6
ur

instructions;
i) ADD C 20 h
ii) SMMR ARO 1800 h
iii) BLDP 00 h
gp

OR

4. a) A attenuator is to be designed using a DSP processor TMS 320 C5X. Illustrate the design 10
Na

stages required, onchip peripherals used. Also draw a system block diagram.

b) Explain the role of status registers in determining the acquication of real time signal. 4

5. a) An image processing application needs to be designed using a DSP processor based starter 13
kit with C5X. The image to be acquired has only two color tones i. e. black & grey. The
images are of the size 50  50 pixcels. The real time signal to be processed should be
acquired using which configuration. Also write a sample ALP for the same.

OR

NIR/KW/18/3527/3535 1 P.T.O
6. a) Discuss the various functions available in C5X DSK starter kit. 6

b) Explain how multiplication operation can be performed on TI DSP family of processors. 7

7. a) Write a short note on interrupts of TMS 320 C54 XX & how they are handled. 7

b) How the program control works when the TMS 320 C54XX is executing a instruction in 6
data addressing mode.

rg
OR

8. a) Explain the bus architecture of TMS 320 C54XX. 6

b) Illustrate the role of onchip peripherals in a signal processing application. 7

s.O
9. a) Elaborate the cross platform Development process in TMS 320 C6X. 4

b) Discuss the architecture of Motorola DSP 563XX Explain how its is advantageous over TI 9
DSP's.

nt
OR

10. a) Explain the firmware development process in DSP processors. 7

de
b) List the comparison of the features of DSP family of processors like TMS 320 C6X & 6
TMS320 C5X.

11. a) Explain how filtering of long data sequence is done. 7

tu

b) Write short notes on any two. 7

i) Up sampling
ii) Down sampling
S

iii) DFT block used in TI DSP

ur

OR

12. a) A time domain sequence of 80 elements is to be convolued with another sequence of 100 5
elements using FFT & IFFT operations. Determine the total number of complex
gp

multiplications & additions required.

b) Elaborate digital decimation filter implementation for decimation factor = 3 using 3 tap 9
FIR filter. Also realize the final FIR filter using delay elements. Summing points &
multipliers.
Na

***********

NIR/KW/18/3527/3535 2