Beruflich Dokumente
Kultur Dokumente
Prof. Ming C. Wu
wu@eecs.berkeley.edu
511 Sutardja Dai Hall (SDH)
Lecture24-Digital Circuits-CMOS
Inverters 1
Lecture24-Digital Circuits-CMOS
Inverters 2
1
Logic Level Definitions
Lecture24-Digital Circuits-CMOS
Inverters 3
MS “On”
Lecture24-Digital Circuits-CMOS
Inverters 4
2
NMOS Inverter with a Resistive Load
Load Line Visualization
vDS = VDD − iD R
VL VH
Lecture24-Digital Circuits-CMOS
Inverters 5
3
Logic Level Definitions
Voltage Levels
• VL – The nominal voltage corresponding to a low-logic
state at the output of a logic gate for vi = VH
• VH – The nominal voltage corresponding to a high-logic
state at the output of a logic gate for vi = VL
• VIL – The maximum input voltage that will be recognized
as a low input logic level
• VIH – The maximum input voltage that will be recognized
as a high input logic level
• VOH – The output voltage corresponding to an input
voltage of VIL
• VOL – The output voltage corresponding to an input
voltage of VIH
Lecture24-Digital Circuits-CMOS
Inverters 7
Lecture24-Digital Circuits-CMOS
Inverters 8
4
Dynamic Response of Logic Gates
Propagation Delay
• Propagation delay describes the
amount of time between the
input reaching the 50% point
and the output reaching the 50%
point.
V H + VL
V50% =
2
• The high-to-low propagation
delay, τPHL, and the low-to-high
propagation delay, τPLH, are
€ usually not equal, but can be
combined as an average value:
τ PHL + τ PLH
τP =
2
Lecture24-Digital Circuits-CMOS
Inverters 9
PDP = Pτ P
Lecture24-Digital Circuits-CMOS
Inverters 10
5
Review of Boolean Algebra
A
Z
A
B
Z
A
B
Z
A
B
Z
A
B
Z
0
1
0
0
0
0
0
0
0
0
1
0
0
1
1
0
0
1
1
0
1
0
0
1
0
0
1
1
NOT 1
0
1
1
0
0
1
0
0
1
0
1
Truth Table
1
1
1
1
1
1
1
1
0
1
1
0
Z=A
OR AND NOR NAND
Truth Table Truth Table Truth Table Truth Table
Z = A+ B Z = AB Z = A +B Z = AB
€
Lecture24-Digital Circuits-CMOS
Inverters 11
€
Lecture24-Digital Circuits-CMOS
Inverters 12
6
CMOS Technology
• Complementary MOS, or CMOS, needs both PMOS and
NMOS devices for the logic gates to be realized
• The concept of CMOS was introduced in 1963 by Wanlass
and Sah, but it did not become common until the 1980’s as
NMOS microprocessors were dissipating as much as 50 W
and an alternative design technique was needed
• CMOS dominates digital IC design today
Lecture24-Digital Circuits-CMOS
Inverters 13
• When vI is pulled high (to VDD), the PMOS transistor is turned off,
while the NMOS device is turned on pulling the output down to VSS
• When vI is pulled low (to VSS), the NMOS transistor is turned off,
while the PMOS device is turned on pulling the output up to VDD
Lecture24-Digital Circuits-CMOS
Inverters 14
7
CMOS Inverter Fabrication
• The CMOS inverter consists of a PMOS device stacked on
top on an NMOS device, but they need to be fabricated on
the same wafer
• To accomplish this, the technique of “n-well” implantation
was developed as shown in this cross-section of a CMOS
inverter
Lecture24-Digital Circuits-CMOS
Inverters 15
CMOS Inverter
Static Characteristics: vI = VL
Lecture24-Digital Circuits-CMOS
Inverters 16
8
CMOS Inverter
Static Characteristics: vI = VH
Lecture24-Digital Circuits-CMOS
Inverters 17
CMOS Inverter
Voltage Transfer Characteristics
Lecture24-Digital Circuits-CMOS
Inverters 18
9
CMOS Inverter
Noise Margins (cont.)
KN
KR = NM L = VIL − VOL NM H = VOH − VIH
KP
2K R (VDD − VTN + VTP ) (VDD − K RVTN + VTP )
VIH = −
(K R −1) 1+ 3K R K R −1
€
VOL =
(K R + 1)VIH − VDD − K RVTN − VTP
2K R
2 K R (VDD − VTN + VTP ) (VDD − K RVTN + VTP )
VIL = −
(K R −1) K R + 3 K R −1
VOH =
(K R + 1)VIL + VDD − K RVTN − VTP
2
Lecture24-Digital Circuits-CMOS
Inverters 19
CMOS Inverter
Propagation Delay Estimate
Lecture24-Digital Circuits-CMOS
Inverters 20
10
CMOS Inverter
Rise and Fall Times
RC charging (or discharging) is exponential:
# t &
Δv(t) = ΔV exp % − (
$ RC '
# t &
At 10%, 0.1 = exp % − 1 (
$ RC '
τ PHL # t &
At 90%, 0.9 = exp % − 2 (
$ RC '
# 0.9 &
Fall time: t f = t2 − t1 = RC ln % ( = 2.2RC
$ 0.1 '
# τ &
At 50%, 0.5 = exp % − PHL ( ⇒ τ PHL = 0.69RC
$ RC '
tf Therefore, t f ≅ 3τ PHL
t1 t2 Similarly, tr ≅ 3τ PLH
Lecture24-Digital Circuits-CMOS
Inverters 21
CMOS Inverter
Propagation Delay Estimate (cont.)
02 * $ V − V ' - 2VTN 42
τ PHL = RonN C 1ln,4& H TN
) −1/ + 5
23 + % V H + VL ( . V H − VTN 26
1
RonN =
K n (V H − VTN )
τ PHL + τ PLH
τp = = τ PHL = 1.2RonN C
2
• If it is assumed the inverter in “symmetrical” with (W/L)P =
2.5(W/L)N, then τPLH = τPHL
€
Lecture24-Digital Circuits-CMOS
Inverters 22
11
CMOS Inverter
Performance Scaling
• State-of-the-art short gate length technologies are hard to
analyze
• Scaling can be used to properly set W/L for a given load
capacitance relative to reference gate simulation with a
reference load.
Lecture24-Digital Circuits-CMOS
Inverters 23
CMOS Logic
Dynamic Power Dissipation
• There are two
components that add
to dynamic power
dissipation:
– Capacitive load
charging at a
frequency f given
by: PD = CVDD2 f
– The current that
occurs during
switching which
can be seen in
the figure
Lecture24-Digital Circuits-CMOS
Inverters 24
12
CMOS Logic
Power-Delay Product
• The power-delay product is given as:
PDP = Pavτ P
2 2 1
Pav = CVDD f = CVDD
T
2t r 2(2τ P )
T ≥ t r + t a + t f + tb =
= = 5τ P
0.8 0.8
2 2
CVDD CVDD
PDP ≥ τP =
5τ P 5
Lecture24-Digital Circuits-CMOS
Inverters 25
CMOS Logic
2 PMOS in series NOR Gate
à double (W/L) to A B
Y (W/L)PMOS =
obtain similar RON,P 2.5x (W/L)NMOS to
0
0
1
make up for lower
0
1
0
hole mobility
1
0
0
1
1
0
Y = A+B
Basic CMOS logic CMOS NOR gate Reference
gate structure implementation Inverter
Lecture24-Digital Circuits-CMOS
Inverters 26
13
CMOS Logic
A
B
Y
0
0
1
NAND Gates
(W/L)PMOS is usually
0
1
1
2.5x (W/L)NMOS to
make up for lower
1
0
1
hole mobility
1
1
0
Y = AB
2 NMOS in series
à double (W/L) to CMOS NAND gate Reference Inverter
obtain similar RON,N implementation
Lecture24-Digital Circuits-CMOS
Inverters 27
Lecture24-Digital Circuits-CMOS
Inverters 28
14