Beruflich Dokumente
Kultur Dokumente
Circuit
Systems, Inc. Advance Information
9LPRS365
• 1 - USB, 48MHz
VDDPLL3 16 49 VDDCPU_IO
• 1 - REF, 14.318MHz 27MHz_NonSS/SRCT1/SE1 17 48 NC
27MHz_SS/SRCC1/SE2 18 47 CPUT2_ITP/SRCT8
GND 19 46 CPUC2_ITP/SRCC8
Key Specifications: VDDPLL3_IO 20 45 VDDSRC_IO
• CPU outputs cycle-cycle jitter < 85ps SRCT2/SATAT 21 44 SRCT7/CR#_F
SRCC2/SATAC 22 43 SRCC7/CR#_E
• SRC output cycle-cycle jitter < 125ps
GNDSRC 23 42 GNDSRC
• PCI outputs cycle-cycle jitter < 250ps SRCT3/CR#_C 24 41 SRCT6
• +/- 100ppm frequency accuracy on CPU & SRC clocks SRCC3/CR#_D 25 40 SRCC6
VDDSRC_IO 26 39 VDDSRC
SRCT4 27 38 PCI_STOP#
Features/Benefits: SRCC4 28 37 CPU_STOP#
GNDSRC 29 36 VDDSRC_IO
• Does not require external pass transistor for voltage SRCT9 30 35 SRCC10
regulator SRCC9 31 34 SRCT10
• Integrated 33ohm series resistors on differential outputs, SRCC11/CR#_G 32 33 SRCT11/CR#_H
Zo=50Ω 64-TSSOP
* Internal Pull-Up Resistor
• Supports spread spectrum modulation, default is 0.5% down ** Internal Pull-Down Resistor
spread
• Uses external 14.318MHz crystal, external crystal load 64-TSSOP
caps are required for frequency tuning 27_Select (power on latch) 0 1
DOT96, LCD_SS SRC0, 27MHz Non SS & SS
Pin13/14 & Pin17/18
• Selectable between one SRC differential push-pull pair Byte1 bit7 = 1. Byte1 bit7 = 0.
and two single-ended outputs
1218—09/09/09
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair
The power-up default is PCI0 output, but this pin may also be used as a Clock Request control of SRC pair
0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request Pin, the PCI output must first
be disabled in byte 2, bit 0 of SMBus address space . After the PCI output is disabled (high-Z), the pin can
then be set to serve as a Clock Request pin for either SRC pair 2 or pair 0 using the CR#_A_EN bit
located in byte 5 of SMBUs address space.
1 PCI0/CR#_A I/O
Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair
2 VDDPCI PWR Power supply pin for the PCI outputs, 3.3V nominal
3.3V PCI clock output/Clock Request control B for either SRC1 or SRC4 pair
The power-up default is PCI1 output, but this pin may also be used as a Clock Request control of SRC pair
1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request Pin, the PCI output must first
be disabled in byte 2, bit 1 of SMBus address space . After the PCI output is disabled (high-Z), the pin can
then be set to serve as a Clock Request pin for either SRC pair 1 or pair 4 using the CR#_B_EN bit
located in byte 5 of SMBUs address space.
3 PCI1/CR#_B I/O
Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair
3.3V PCI clock output / Trusted Mode Enable (TME) Latched Input. This pin is sampled on power-up as
follows
4 PCI2/TME I/O 0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed
After being sampled on power-up, this pin becomes a 3.3V PCI Output
Free running PCI clock output and ITP/SRC8 enable strap. This output is not affected by the state of the
PCI_STOP# pin. On powerup, the state of this pin determines whether pins 46 and 47 are an ITP or SRC
7 PCI_F5/ITP_EN I/O pair.
0 =SRC8/SRC8#
1 = ITP/ITP#
True clock of SRC or DOT96. The power-up default function depends on 27_Select, 1= SRC0,
13 DOTT_96/SRCT0 OUT
0=DOT96
Complement clock of SRC or DOT96. The power-up default function depends on 27_Select, 1= SRC0,
14 DOTC_96/SRCC0 OUT
0=DOT96
15 GND PWR Ground pin for the DOT96 clocks.
16 VDD PWR Power supply for SRC / SE1 and SE2 clocks, 3.3V nominal.
1218—09/09/09
2
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
Complementary clock of differential SRC clock pair/ Clock Request control D for either SRC1 or SRC4
pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request control of
SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC3 output
must first be disabled in byte 4, bit 7 of SMBus address space . After the SRC3 output is disabled, the pin
can then be set to serve as a Clock Request pin for either SRC pair 1 or pair 4 using the CR#_D_EN bit
25 SRCC3/CR#_D I/O located in byte 5 of SMBUs address space.
Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default),
1= CR#_D controls SRC4 pair
1218—09/09/09
3
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
4
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
50 CPUC1_F OUT Complement clock of low power differenatial CPU clock pair. This clock will be free-running during iAMT.
51 CPUT1_F OUT True clock of low power differential CPU clock pair. This clock will be free-running during iAMT.
52 GNDCPU PWR Ground Pin for CPU Outputs
53 CPUC0 OUT Complement clock of low power differential CPU clock pair.
54 CPUT0 OUT True clock of low power differential CPU clock pair.
55 VDDCPU PWR Power Supply 3.3V nominal.
56 CK_PWRGD/PD# IN Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for Vil_FS and
57 FSLB/TEST_MODE IN Vih_FS values. TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in
test mode. Refer to Test Clarification Table.
58 GNDREF PWR Ground pin for crystal oscillator circuit
59 X2 OUT Crystal output, nominally 14.318MHz.
60 X1 IN Crystal input, Nominally 14.318MHz.
61 VDDREF PWR Power pin for the REF outputs, 3.3V nominal.
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency selection. Refer to
62 REF0/FSLC/TEST_SEL I/O input electrical characteristics for Vil_FS and Vih_FS values/ TEST_SEL: 3-level latched input to enable
test mode. Refer to Test Clarification Table.
63 SDATA I/O Data pin for SMBus circuitry, 5V tolerant.
64 SCLK IN Clock pin of SMBus circuitry, 5V tolerant.
1218—09/09/09
5
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
Pin Configuration
CPUC2_ITP/SRCC8
FSLB/TEST_MODE
CPUT2_ITP/SRCT8
CK_PWRGD/PD#
SRCC7/CR#_E
SRCT7/CR#_F
VDDCPU_IO
VDDSRC_IO
CPUC1_F
CPUT1_F
GNDCPU
GNDSRC
VDDCPU
CPUC0
CPUT0
NC
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
GNDREF 1 48 SRCT6
X2 2 47 SRCC6
X1 3 46 VDDSRC
VDDREF 4 45 PCI_STOP#
REF0/FSLC/TEST_SEL 5 44 CPU_STOP#
SDATA 6 43 VDDSRC_IO
SCLK 7 42 SRCC10
PCI0/CR#_A 8 41 SRCT10
VDDPCI 9 9LPRS365 40 SRCT11/CR#_H
PCI1/CR#_B 10 39 SRCC11/CR#_G
PCI2/TME 11 38 SRCC9
PCI3 12 37 SRCT9
PCI4/27_Select 13 36 GNDSRC
PCI_F5/ITP_EN 14 35 SRCC4
GNDPCI 15 34 SRCT4
VDD48 16 33 VDDSRC_IO
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
GND
GND
SRCC2/SATAC
GNDSRC
SRCT3/CR#_C
SRCC3/CR#_D
GND48
SRCT0/DOTT_96
SRCC0/DOTC_96
VDDPLL3
27MHz_NonSS/SRCT1/SE1
27MHz_SS/SRCC1/SE2
VDD96_IO
VDDPLL3_IO
SRCT2/SATAT
USB_48MHz/FSLA
64-pin MLF
64-MLF
27_Select (power on latch) 0 1
DOT96, LCD_SS SRC0, 27MHz Non SS & SS
Pin20/21 & Pin24/25
Byte1 bit7 = 1 Byte1 bit7= 0.
1218—09/09/09
6
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair
The power-up default is PCI0 output, but this pin may also be used as a Clock Request control
of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 0 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
2 or pair 0 using the CR#_A_EN bit located in byte 5 of SMBUs address space.
8 PCI0/CR#_A I/O
Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair
9 VDDPCI PWR Power supply pin for the PCI outputs, 3.3V nominal
3.3V PCI clock output/Clock Request control B for either SRC1 or SRC4 pair
The power-up default is PCI1 output, but this pin may also be used as a Clock Request control
of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 1 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
1 or pair 4 using the CR#_B_EN bit located in byte 5 of SMBUs address space.
10 PCI1/CR#_B I/O
Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair
3.3V PCI clock output / Trusted Mode Enable (TME) Latched Input. This pin is sampled on
power-up as follows
11 PCI2/TME I/O 0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed
After being sampled on power-up, this pin becomes a 3.3V PCI Output
12 PCI3 OUT 3.3V PCI clock output.
3.3V PCI clock output / 27MH mode select for pin24, 25 strap. On powerup, the logic value on
13 PCI4/27_Select I/O this pin determines the power-up default of DOT_96/SRC0 and 27MHz/SRC1 output and the
function talbe for the pin24 and pin25.
Free running PCI clock output and ITP/SRC8 enable strap. This output is not affected by the
state of the PCI_STOP# pin. On powerup, the state of this pin determines whether pins 53 and
14 PCI_F5/ITP_EN I/O 54 are an ITP or SRC pair.
0 =SRC8/SRC8#
1 = ITP/ITP#
15 GNDPCI PWR Ground for PCI clocks.
16 VDD48 PWR Power supply for USB clock, nominal 3.3V.
1218—09/09/09
7
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
True clock of differential SRC clock pair/ Clock Request control C for either SRC0 or SRC2 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either SRC
pair 2 or pair 0 using the CR#_C_EN bit located in byte 5 of SMBUs address space.
31 SRCT3/CR#_C I/O
Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR#_C controls SRC2 pair
Complementary clock of differential SRC clock pair/ Clock Request control D for either SRC1
or SRC4 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either SRC
32 SRCC3/CR#_D I/O pair 1 or pair 4 using the CR#_D_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default),
1= CR#_D controls SRC4 pair
1218—09/09/09
8
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
9
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
10
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
General Description
ICS9LPRS365 follows Intel CK505 Yellow Cover specification. This clock synthesizer provides a single chip solution for next
generation P4 Intel processors and Intel chipsets. ICS9LPRS365 is driven with a 14.318MHz crystal. It also provides a tight
ppm accuracy output for Serial ATA and PCI-Express support.
Block Diagram
X1
R EF REF
X2
OSC
CPU(1:0)
SRC8/CPU_ITP
CPU
PCI33MHz
SRC PCIF5 (4:0)
PCI33MHz
PLL3
SS
SRC2/SATA
FSLA
CKPWRGD/PD#
PCI_STOP#
CPU_STOP# 27MHz/SRC1/SE(2:1)
FSLB/TESTMODE
27MHz_NonSS SRC0/DOT96
SATA
PLL2
DOT96MHz
Non-SS 48MHz
48MHz
Power Groups
Pin Number
Description
VDD GND
49 52 CPUCLK Low power outputs
55 52 Master Clock, Analog
26, 36, 45 23, 29, 42 Low power outputs
SRCCLK
39 23, 29, 42 PLL 1
20 19 Low power outputs
PLL3/SE
16 19 PLL 3
12 11 DOT 96Mhz Low power outputs
9 11 USB 48
61 58 Xtal, REF
2 8 PCICLK
1218—09/09/09
11
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
12
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
13
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
PCI0
PCI1
PCI2
PCI3
PCI4
PCI_F5
1.0ns
1218—09/09/09
14
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
15
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
16
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
17
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
18
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
P stoP bit
Byte N + X - 1
N Not acknowledge
P stoP bit
1218—09/09/09
19
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
20
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
21
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
22
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
23
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
24
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
1218—09/09/09
25
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
Marking Diagram
1218—09/09/09
26
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
Marking Diagram
Ordering Information
Part/Order Number Marking Shipping Packaging Package Temperature
9LPRS365BGLF Tubes
See page 26 64-TSSOP
9LPRS365BGLFT Tape and Reel
0 to +70° C
9LPRS365BKLF Tubes
See page 27 64-VQFN
9LPRS365BKLFT Tape and Reel
1218—09/09/09
27
Integrated
Circuit
ICS9LPRS365
Systems, Inc. Advance Information
Revision History
Rev. Issue Date Description Page #
0.1 4/5/2006 Initial Release -
0.2 7/11/2006 Updated Electrical Characteristics. 12
2-5, 7-10,
0.3 8/25/2006 1. Updated pin description and I2C. 22-23
0.4 10/25/2006 Added Byte 21. 23
1. Updated pin description of pin #33 (TSSOP) and pin #40 (QFN)
0.5 11/22/2006 2. Updated B1b0 in I2C. 4,9, 19
0.6 11/29/2006 Updated DS to reflect revision C changes Various
0.65 3/7/2007 Updated Feautres/Benefits. 1
0.7 3/9/2007 Updated Supply currents in Electrical Characteristics. 12
0.8 3/20/2007 Updated Byte 5 bit 7 description in the I2C 20
0.9 4/3/2007 Updated B[11,21] in the I2C 23
0.91 5/21/2007 Removed Pull-up/Pull-Down footnotes. 1
0.92 7/16/2007 Updated Case Temperature in Electrical Characteristics. 12
1. Updated MLF ordering Information.
0.93 4/8/2008 2. Reformatted Dimensions Tables. 26
0.94 6/3/2008 Updated Pin Description and SMBUS. Various
0.95 9/18/2008 Updated Electrical Characteristics. Various
0.96 12/12/2008 Added DS-Loading table. 16
Update Table2, SMBus Byte1 table, added 27_Select tables for TSSOP
0.97 1/28/2009 Various
and MLF
0.98 4/1/2009 Update SEL27 and ITP_EN pin descriptions. Various
0.99 9/9/2009 Added updated ordering information table and marking diagrams. 26, 27
1218—09/09/09 This product is protected by United States Patent NO. 7,342,420 and other patents.
28