Sie sind auf Seite 1von 14

EXPERIMENT

AIM ‐ Design and simulate RC Phase Shift Oscillator of 10kHz using Op‐Amp
and also check performance with respect to gain of the circuit

Software Used‐ Orcad


CIRCUIT DIAGRAM

THEORY: An oscillator is an electronic circuit for generating an AC signal voltage


with a DC supply as the only input requirement. The frequency of the generated
signal is decided by the circuit elements used. An oscillator requires an amplifier,
a frequency selective network and a positive feedback from the output to the
input.
The Barkhausen criterion for sustained oscillation is AB = 1 where A is the gain of
the amplifier and B is the feedback factor (gain).The unity gain means signal is in
phase. ( If the signal is 1800 out of phase and gain will be ‐1). RC‐Phase shift
Oscillator has a CE amplifier followed by three sections of RC phase shift feed‐
back Networks. The output of the last stage is return to the input of the amplifier.
The values of R and C are chosen such that the phase shift of each RC section is
60Aˆo.Thus The RC ladder network produces a total phase shift of 180Aˆo between
its input and output voltage for the given frequency. Since CE Amplifier produces
180 Aˆo phases shift. The total phase shift from the base of the transistor around
the circuit and back to the base will be exactly 360Aˆo or 0Aˆo. This satisfies the

Barkhausen condition for sustaining oscillations and total loop gain of this circuit
is greater than or equal to 1, this condition used to generate the sinusoidal

OUTPUT WAVEFORM

EXPERIMENT 2

AIM‐ Design and simulate the Narrow Band Pass and Narrow band Notch filter.
The input voltage source is Vac with 1V magnitude .Obtain a plot V versus
frequency (AC analysis)

Software Used‐ Orcad

NARROW BAND PASS FILTER CIRCUIT DIAGRAM


THEORY:
Narrow bandpass filters are designed to isolate a narrow region of the infrared
spectrum. This is accomplished using a complex process of constructive and
destructive interference.
Narrow band pass filters have bandwidths (measured at half‐peak transmittance
levels) less than 6 percentage of the center of wavelength value. When ordering,
the bandwidth can be expressed as a percentage of the center wavelength, or can
be given in microns.
The filters exhibit high peak transmission (typically greater than 60 percentage) combined
with high attenuation levels outside the passband (typically less than
0.1 percentage).

OUTPUT WAVEFORM NARROW BAND PASS FILTER





NARROW BAND NOTCH FILTER CIRCUIT DIAGRAM





THEORY:
A Notch Filter is also known as a Band Stop filter or Band Reject Filter. These
filters reject/attenuate signals in a specific frequency band called the stop band
frequency range and pass the signals above and below this band. For example, if
a Notch Filter has a stop band frequency from 1500 MHz to 1550 MHz, it will pass
all signals from DC to 1500 MHz and above 1550 MHz. It will only block those
signals from 1500 MHz to 1550 MHz.



OUTPUT WAVEFORM NARROW BAND NOTCH FILTER


EXPERIMENT 3

AIM‐Design and simulate variable power supply using 78XX

Software Used‐ Orcad














































EXPERIMENT 4

AIM‐Design a 2‐to‐4‐line decoder and simulate

Software Used‐ Orcad

2‐to‐4‐line decode CIRCUIT DIAGRAM



THEORY: In this type of decoders, decoders have two inputs namely A0, A1, and
four outputs denoted by D0, D1, D2, and D3. As you can see in the following truth
table for every input combination, one o/p line is turned on.

In the above example, you can observe that each o/p of the decoder is truly a minterm,
resulting from an assured inputs combination, that is:
D0 =A1 A0, ( minterm m0) which corresponds to input 00 D1 =A1 A0, ( minterm
m1) which corresponds to input 01 D2 =A1 A0, ( minterm m2) which corresponds
to input 10 D3 =A1 A0, ( minterm m3) which corresponds to input 11
The circuit is implemented with AND gates, as shown in the figure. In this circuit,
the logic equation for D0 is A1/A0, and so on. Thus, each output of the decoder
will be generated to the input combination.

OUTPUT WAVEFORM

EXPERIMENT 5
AIM‐Design D Flip‐Flop and simulate
Software Used‐ Orcad




D Flip‐Flop CIRCUIT DIAGRAM

THEORY: D Flip‐Flop are used as a part of memory storage elements and data
processors as well. D flip‐flop can be built using NAND gate or with NOR gate. Due
to its versatility they are available as IC packages. The major applications of D flip‐
flop are to introduce delay in timing circuit, as a buffer, sampling data at specific
intervals. D flip‐flop is simpler in terms of wiring connection compared to JK flip‐
flop. Here we are using NAND gates for demonstrating the D flip flop
Whenever the clock signal is LOW, the input is never going to affect the output
state. The clock has to be high for the inputs to get active. Thus, D flip‐flop is a
controlled Bi‐stable latch where the clock signal is the control signal. Again, this
gets divided into positive edge triggered D flip flop and negative edge triggered D
flip‐flop.

OUTPUT WAVEFORM D Flip‐Flop

10




EXPERIMENT 6

PCB LAYOUTS

AIM‐ PCB layout of RC Phase Shift Oscillator

Software used‐ Eagle


RC Phase Shift Oscillator PCB layout

11




AIM‐ PCB layout of NARROW BAND PASS FILTER

Software used‐ Eagle



NARROW BAND PASS FILTER PCB layout






12





AIM‐ PCB layout of NARROW BAND NOTCH FILTER

Software used‐ Eagle



NARROW BAND NOTCH FILTER PCB layout

13

Das könnte Ihnen auch gefallen