®

INA105

Precision Unity Gain

DIFFERENTIAL AMPLIFIER

FEATURES APPLICATIONS
● CMR 86dB min OVER TEMPERATURE ● DIFFERENTIAL AMPLIFIER
● GAIN ERROR: 0.01% max ● INSTRUMENTATION AMPLIFIER
● NONLINEARITY: 0.001% max BUILDING BLOCK
● NO EXTERNAL ADJUSTMENTS ● UNITY-GAIN INVERTING AMPLIFIER
REQUIRED ● GAIN-OF-1/2 AMPLIFIER
● EASY TO USE ● NONINVERTING GAIN-OF-2 AMPLIFIER
● COMPLETE SOLUTION ● AVERAGE VALUE AMPLIFIER
● HIGHLY VERSATILE ● ABSOLUTE VALUE AMPLIFIER
● LOW COST ● SUMMING AMPLIFIER
● PLASTIC DIP, TO-99 HERMETIC METAL, ● SYNCHRONOUS DEMODULATOR
AND SO-8 SOIC PACKAGES ● CURRENT RECEIVER WITH COMPLIANCE
TO RAILS
● 4mA TO 20mA TRANSMITTER
● VOLTAGE-CONTROLLED CURRENT
SOURCE
● ALL-PASS FILTERS

DESCRIPTION
The INA105 is a monolithic Gain = 1 differential
amplifier consisting of a precision op amp and on-chip 25kΩ 25kΩ
metal film resistors. The resistors are laser trimmed 2 5
–In Sense
for accurate gain and high common-mode rejection. 7
V+
Excellent TCR tracking of the resistors maintains
gain accuracy and common-mode rejection over 6
Output
temperature. 4
V–
The differential amplifier is the foundation of many 3
25kΩ 25kΩ
1
commonly used circuits. The INA105 provides this +In Ref

precision circuit function without using an expensive

precision resistor network. The INA105 is available in
8-pin plastic DIP, SO-8 surface-mount and TO-99
metal packages.

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

©
1985 Burr-Brown Corporation PDS-617G Printed in U.S.A. August, 1993

SBOS145
SPECIFICATIONS
ELECTRICAL
At +25°C, VCC = ±15V, unless otherwise noted.

INA105AM INA105BM INA105KP, KU

PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS

GAIN
Initial(1) 1 ✻ ✻ V/V
Error 0.005 0.01 ✻ ✻ 0.01 0.025 %
vs Temperature 1 5 ✻ ✻ ✻ ✻ ppm/°C
Nonlinearity(2) 0.0002 0.001 ✻ ✻ ✻ ✻ %
OUTPUT
Rated Voltage IO = +20mA, –5mA 10 12 ✻ ✻ ✻ ✻ V
Rated Current VO = 10V +20, –5 ✻ ✻ mA
Impedance 0.01 ✻ ✻ Ω
Current Limit To Common +40/–10 ✻ ✻ mA
Capacitive Load Stable Operation 1000 ✻ ✻ pF
INPUT
Impedance(3) Differential 50 ✻ ✻ kΩ
Common-Mode 50 ✻ ✻ kΩ
Voltage Range(4) Differential ±10 ✻ ✻ V
Common-Mode ±20 ✻ ✻ V
Common-Mode Rejection(5) TA = TMIN to TMAX 80 90 86 100 72 ✻ dB
OFFSET VOLTAGE RTO(6), (7)
Initial 50 250 ✻ ✻ ✻ 500 µV
vs Temperature 5 20 5 10 ✻ ✻ µV/°C
vs Supply ±VS = 6V to 18V 1 25 ✻ 15 ✻ ✻ µV/V
vs Time 20 ✻ ✻ µV/mo
OUTPUT NOISE VOLTAGE RTO(6), (8)
fB = 0.01Hz to 10Hz 2.4 ✻ ✻ µVp-p
fO = 10kHz 60 ✻ ✻ nV/√Hz
DYNAMIC RESPONSE
Small Signal Bandwidth –3dB 1 ✻ ✻ MHz
Full Power Bandwidth VO = 20Vp-p 30 50 ✻ ✻ ✻ ✻ kHz
Slew Rate 2 3 ✻ ✻ ✻ ✻ V/µs
Settling Time: 0.1% VO = 10V Step 4 ✻ ✻ µs
0.01% VO = 10V Step 5 ✻ ✻ µs
0.01% VCM = 10V Step, VDIFF = 0V 1.5 ✻ ✻ µs
POWER SUPPLY
Rated ±15 ✻ ✻ V
Voltage Range Derated Performance ±5 ±18 ✻ ✻ ✻ ✻ V
Quiescent Current VO = 0V ±1.5 ±2 ✻ ✻ ✻ ✻ mA
TEMPERATURE RANGE
Specification –40 +85 ✻ ✻ ✻ ✻ °C
Operation –55 +125 ✻ ✻ –40 +85 °C
Storage –65 +150 ✻ ✻ –40 +125 °C

✻ Specification same as for INA105AM.

NOTES: (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-
to-peak output. (3) 25kΩ resistors are ratio matched but have ±20% absolute value. (4) Maximum input voltage without protection is 10V more than either ±15V supply
(±25V). Limit IIN to 1mA. (5) With zero source impedance (see “Maintaining CMR” section). (6) Referred to output in unity-gain difference configuration. Note that this
circuit has a gain of 2 for the operational amplifier’s offset voltage and noise voltage. (7) Includes effects of amplifier’s input bias and offset currents. (8) Includes effects
of amplifier’s input current noise and thermal noise contribution of resistor network.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

INA105 2
PIN CONFIGURATIONS
Top View TO-99 Top View DIP/SOIC

Tab No Internal
Connection
8
Ref V+
1 7
Ref 1 8 No Internal Connection
(1)

–In 2 7 V+

–In 2 6 Output
+In 3 6 Output

V– 4 5 Sense
3 5
+In Sense
4
INA105AM
INA105BM
V– NOTE: (1) Performance grade identifier box for small outline surface mount.
Case internally connected to V–. Make no connection. Blank indicates K grade. Part is marked INA105U.

ABSOLUTE MAXIMUM RATINGS ELECTROSTATIC

Supply ................................................................................................ ±18V
Input Voltage Range ............................................................................ ±VS DISCHARGE SENSITIVITY
Operating Temperature Range: M .................................. –55°C to +125°C
P, U ................................ –40°C to +85°C This integrated circuit can be damaged by ESD. Burr-Brown
Storage Temperature Range: M ..................................... –65°C to +150°C recommends that all integrated circuits be handled with
P, U ................................. –40°C to +125°C
appropriate precautions. Failure to observe proper handling
Lead Temperature (soldering, 10s) M, P ....................................... +300°C
Wave Soldering (3s, max) U .......................................................... +260°C and installation procedures can cause damage.
Output Short Circuit to Common .............................................. Continuous
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
PACKAGE/ORDERING INFORMATION be more susceptible to damage because very small parametric
changes could cause the device not to meet its published
PACKAGE
DRAWING TEMPERATURE
specifications.
PRODUCT PACKAGE NUMBER(1) RANGE

INA105AM TO-99 Metal 001 –40°C to +85°C

INA105BM TO-99 Metal 001 –40°C to +85°C
INA105KP 8-Pin Plastic DIP 006 –40°C to +85°C
INA105KU 8-Pin SOIC 182 –40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix C of Burr-Brown IC Data Book.

3 INA105
TYPICAL PERFORMANCE CURVES
At TA = 25°C, VS = ±15V, unless otherwise noted.

SMALL SIGNAL RESPONSE

STEP RESPONSE (No Load)

+50

Output Voltage (mV)

Output Voltage (V)
–10 to +10

–50

0 4 8 12 16 0 5 10
Time (µs) Time (µs)

SMALL SIGNAL RESPONSE MAXIMUM VOUT vs IOUT

(RLOAD = ∞ Ω, CLOAD = 1000pF) (Negative Swing)
–17.5
VS = ±18V
–15
+50
Output Voltage (mV)

–12.5 VS = ±15V
VOUT (V)

–10 VS = ±12V
0
–7.5

–50 –5

VS = ±5V
–2.5

0 5 10 0
0 –2 –4 –6 –8 –10 –12
Time (µs) –IOUT (mA)

MAXIMUM VOUT vs IOUT

(Positive Swing) CMR vs FREQUENCY
17.5 110
VS = ±18V
15 BM
100
VS = ±15V
12.5
AM, KP, U
CMR (dB)

90
VOUT (V)

10 VS = ±12V

7.5 80

5
VS = ±5V 70
2.5

0 60
0 6 12 18 24 30 36 10 100 1k 10k 100k
IOUT (mA) Frequency (Hz)

INA105 4
TYPICAL PERFORMANCE CURVES (CONT)
At TA = 25°C, VS = ±15V, unless otherwise noted.

POWER SUPPLY REJECTION COMMON-MODE INPUT RANGE vs SUPPLY

vs FREQUENCY (Difference Amplifier Connected, VOUT = 0)
140 36

120 30

Input Range (V)

24
PSRR (dB)

100
Negative CMV
V– 18
80 Positive CMV
12

60
V+ 6

40 0
1 10 100 1k 10k 100k ±3 ±6 ±9 ±12 ±15 ±18 ±21
Frequency (Hz) Supply Voltage (V)

APPLICATION INFORMATION V– V+

Figure 1 shows the basic connections required for operation 1µF 1µF
of the INA105. Power supply bypass capacitors should be
connected close to the device pins. 4 7
INA105
The differential input signal is connected to pins 2 and 3 as
shown. The source impedances connected to the inputs must R1 R2
2 5
be nearly equal to assure good common-mode rejection. A V2
5Ω mismatch in source impedance will degrade the com- 25kΩ 25kΩ
mon-mode rejection of a typical device to approximately
80dB. If the source has a known mismatch in source imped- R3 6
3
ance, an additional resistor in series with one input can be V3 VOUT = V3 – V2
used to preserve good common-mode rejection. 25kΩ

The output is referred to the output reference terminal (pin

1) which is normally grounded. A voltage applied to the Ref R4
25kΩ
terminal will be summed with the output signal. This can be
used to null offset voltage as shown in Figure 2. The source
impedance of a signal applied to the Ref terminal should be
1
less than 10Ω to maintain good common-mode rejection.
Do not interchange pins 1 and 3 or pins 2 and 5, even though
nominal resistor values are equal. These resistors are laser
trimmed for precise resistor ratios to achieve accurate gain FIGURE 1. Basic Power Supply and Signal Connections.
and highest CMR. Interchanging these pins would not pro-
vide specified performance.
®

5 INA105
 INA105 V1

–In INA105
A1
R1 R2
2 5
V2
2 5
R2

6
VO
6
R1
V0
10Ω R3 R2
0utput
3
V3
3 1

R4
+15V A2
V1

1 +In
VO = V3 – V3 499kΩ
Offset Adjustment 100kΩ VO = (1 + 2R2/R1) (V2 –V1)
Range = ±300µV
For low source impedance applications, an input stage using OPA27 op
10Ω
amps will give the best low noise, offset, and temperature drift performance.
–15V At source impedances above about 10kΩ, the bias current noise of the
OPA27 reacting with the input impedance begins to dominate the noise
performance. For these applications, using the OPA111 or dual OPA2111
FET input op amp will provide lower noise performance. For lower cost use
FIGURE 2. Offset Adjustment.
the OPA121 plastic. To construct an electrometer use the OPA128.

R1 R2 GAIN CMRR MAX NOISE AT 1kHz

INA105BM A1, A2 (Ω) (Ω) (V/V) (dB) IB (nV/√HZ)
OPA27A 50.5 2.5k 100 128 40nA 4
R1 R2
–In 2 5 OPA111B 202 10k 100 110 1pA 10
V2 OPA128LM 202 10k 100 118 75fA 38
25kΩ 25kΩ

6
V0
FIGURE 4. Precision Instrumentation Amplifier.

R3 R4
+In 3 1
V3 INA105
25kΩ 25kΩ

2 5

V0 = V3 – V2 100Ω
Gain Error = 0.005% 1%
CMR = 100dB 6
Nonlinearity = 0.0002% V–
V0
100Ω 0 to 2V
1%
3 1
FIGURE 3. Precision Difference Amplifier.
IIN
0 to 20mA

FIGURE 5. Current Receiver with Compliance to Rails.

INA105 6
 INA105 INA105
2

2 5
V2
5

6
V0
6
V0
1

V1

V0 = V1
Gain Error = 0.001% maximum

1 3
V0 = – V2 FIGURE 9. Precision Unity-Gain Buffer.
Gain Error = 0.01% maximum
Nonlinearity = 0.001% maximum
Gain Drift = 2ppm/°C
V+ V+
FIGURE 6. Precision Unity-Gain Inverting Amplifier. 3
INA105
2
+15V
2
5

6 +10V Out
7

REF10 6
INA105 (V+)/2
2 5 –10V Out

4
6
1
Common 1 4 Common

3
FIGURE 10. Pseudoground Generator.

FIGURE 7. ±10V Precision Voltage Reference.

INA105
2
V+
2
5

6
REF10
+5V Out 6
V0
2 1
V1
INA105

4
5 V3
3
–5V Out
V0 = (V1 + V3)/2, ±0.01% maximum

6
FIGURE 11. Precision Average Value Amplifier.

1 3

FIGURE 8. ±5V Precision Voltage Reference.

®

7 INA105
 INA105
INA105 0 to +10V Output
±2ppm/°C
2

2 5
5

6
V0 6 Output
1 (1)
1
V1 –10V
to
3 +10V
Input

3 Device Output
V 0 = 2 • V1 VFC320 0-10kHz
Gain Error = 0.01% maximum VFC100 0-FCLOCK/2
Gain Drift = 2ppm/°C DAC80 0-FS (12 bits)
2 DAC703 0-FS (16 bits)
FIGURE 12. Precision (G = 2) Amplifier. XTR110 4-20mA
6

REF10
10V
INA105

4
NOTE: (1) Unipolar Input Device.
2 5

FIGURE 15. Precision Bipolar Offsetting.

6
V0
1
V1

V3 R1 R2
3
2 5
INA105

V0 = V1 + V3, ±0.01% maximum

FIGURE 13. Precision Summing Amplifier. 6

V0
1
V1

V3
INA105 3
2 For G=10,
(
V0 = 1 +
R2
R1
)( V 1 + V3
2 ) See INA106.

5
FIGURE 16. Precision Summing Amplifier with Gain.

6
V0
3
V3 = 1/2 V3
±20V

1
V0 = V3/2, ±0.01%

FIGURE 14. Precision Gain = 1/2 Amplifier.

INA105 8
 Offset
Adjust
6 7 8
Noise (60Hz hum)
INA101AG
3

A1
4
Transducer or
Analog Signal 10kΩ

5 20kΩ 10kΩ

RG A3 Output
1
10
20kΩ 10kΩ

11

A2 10kΩ
12

Noise (60Hz hum) Shield 100kΩ

2 13 9 14 Common
+VCC –VCC

3
INA105

6
1

FIGURE 17. Instrumentation Amplifier Guard Drive Generator.

INA105

2 5

INA105

6 2 5
3
V1

6
V2 V0
1 3
V3

V0 = V3 + V4 – V1 – V2 V4
1

FIGURE 18. Precision Summing Instrumentation Amplifier.

9 INA105
 INA105 INA105
2 5
V2

R 2 5
6

R
6
V1 V01
3 1
V1

3 1
IO = (V1 – V2) (1/25k + 1/R)
For R ≅ 200 Ω, Figure 24 will Load IO
provide superior performance.

V2
FIGURE 19. Precision Voltage-to-Current Converter with INA105
Differential Inputs.

2 5

INA105
6
V02
2 5
V2

3 1
6

R
3 V01 – V02 = 2 (V2 – V1)
V3
1

FIGURE 22. Differential Output Difference Amplifier.

IO = (V3 – V2)/R
IO Load

INA105
2 5
V2

FIGURE 20. Differential Input Voltage-to-Current Converter

for Low IOUT. 6
R ≥ 200 Ω

R
3 1
V3
INA105 Gate can be
+VCC –5V
2 5
V2
IO = (V3 – V2)/R

R
Load IO
6
R < 200Ω

3 1 Gate can be
V3 +VS –5V
FIGURE 23. Isolating Current Source with Buffering Ampli-
fier for Greater Accuracy.

IO = (V3 – V2) (1/25k + 1/R)

Load IO

FIGURE 21. Isolating Current Source.

INA105 10
 Window Center–Window Span

2 5
Window Span
0 to +5V

3 1

INA105 Lower Limit 5 10

HI
4115
2 3 9
VIN Window GO
Comparator
2 7
Upper Limit LO
5

Window 8
Center 6
±10V
3

1 INA105
Window Center + Window Span

FIGURE 24. Window Comparator with Window Span and Window Center Inputs.

–In
V1
(1) INA105

V+
R2
2 5

R1 R
6
R2
3
1kΩ R

1
(1)
+In
V2
Load IO

IO = (E2 – E1) (1 +2R2/R1) (1/25k + 1/R)

NOTE: (1) See Figure 5 for op amp recommendation.

FIGURE 25. Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain.

INA105

2 5
V1

DG188 VO
6
3

1
Logic In VO
1 0 –V1
Logic
In 1 +V1

FIGURE 26. Digitally Controlled Gain of ±1 Amplifier.

®

11 INA105
 INA105

V1 R2 R2 2
A1

5
R1
49.5Ω

6
V0 = 200 (V2 – V1)
1
R1 A3
R1
49.5Ω
3

R2 R2
A2
V2

Conventional
Instrumentation INA105
Amplifier (e.g., INA101 or INA102) A=2
A = 100

FIGURE 27. Boosting Instrumentation Amplifier Common-Mode Range From ±5 to ±7.5V with 10V Full-Scale Output.

INA105

R1 R2
2 5

10pF
D1
6
R3 V0 = |V1|
3

D2 R4
OPA111
V1 1
Input
R5
2kΩ

FIGURE 28. Precision Absolute Value Buffer.

12.5kΩ 1kΩ
0 to 10V
In
50kΩ
INA105
OPA27 2 5
+15V
2
50.1Ω
6
6
REF10
10V 50.1Ω

3 1

4
RLOAD
4 to 20mA
Out

FIGURE 29. Precision 4-20mA Current Transmitter.

®

INA105 12
 PACKAGE OPTION ADDENDUM

www.ti.com 5-Oct-2018

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

INA105AM NRND TO-99 LMC 8 1 Green (RoHS AU N / A for Pkg Type INA105AM
& no Sb/Br)
INA105BM NRND TO-99 LMC 8 1 Green (RoHS AU N / A for Pkg Type INA105BM
& no Sb/Br)
INA105KP ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type INA105KP
& no Sb/Br)
INA105KPG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type INA105KP
& no Sb/Br)
INA105KU ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA
& no Sb/Br) 105U
INA105KU/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA
& no Sb/Br) 105U
INA105KU/2K5E4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA
& no Sb/Br) 105U
INA105KUE4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU-DCC Level-3-260C-168 HR -40 to 85 INA
& no Sb/Br) 105U

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 5-Oct-2018

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
INA105KU/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
INA105KU/2K5 SOIC D 8 2500 367.0 367.0 35.0

Pack Materials-Page 2
 IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated