You are on page 1of 4

88W8786

Integrated MAC/Baseband/RF SoC


Product Brief

PRODUCT OVERVIEW
The Marvell® 88W8786 is a highly integrated wireless delivers the signal to an external power amplifier for
local area network (WLAN) system-on-chip (SoC), radio band transmission.
specifically designed to support high throughput data
Local oscillator frequencies are generated by a fully
rates for next generation WLAN products. The device is
integrated programmable frequency synthesizer with no
designed to support IEEE 802.11g/b and 802.11n
external components. The loop bandwidth is optimized
payload data rates.
for phase noise and dynamic performance and
This device provides the combined functions of the IEEE quadrature signals are generated on-chip.
Standard 802.11/802.11b Direct Sequence Spread
For security, the 88W8786 supports IEEE 802.11i
Spectrum (DSSS), 802.11g and 802.11n Orthogonal
security standards through implementation of the
Frequency Division Multiplexing (OFDM), baseband
Advanced Encryption Standard (AES)/Counter Mode
modulation, Medium Access Controller (MAC), CPU,
CBC-MAC Protocol (CCMP) and Wired Equivalent
memory, host interfaces, direct-conversion WLAN RF
Privacy (WEP) with Temporal Key Integrity Protocol
radio, and Bluetooth coexistence on a single integrated
(TKIP) security mechanisms.
chip.
For video, voice, and multimedia applications, 802.11e
The 88W8786 is equipped with a fully integrated
Quality of Service (QoS) is supported.
RF-to-baseband radio that operates in the 2.4 GHz ISM
radio band for 802.11 applications. For optimum The 88W8786 supports a SDIO host interface,
performance, the gain adjustment of the integrated LNA coexistence capability for co-located Bluetooth devices,
and AGC on the receive path is seemlessly controlled by and is available in a 68-pin QFN package.
baseband functions. An integrated transmitter Figure 1 shows an overall block diagram of the device.
up-converts the quadrature baseband signal and

Figure 1: Top Block Diagram

88W8786 WLAN MAC/Baseband Direct Conversion RF


Encryption

802.11 802. 11 Tx
2.4 GHz Tx
MAC
2.4 GHz
802.11 PLL External PA
Power Baseband
Processor Mgmt Rx
(DSSS/CCK/ 802. 11
C OFDM) 2.4 GHz Rx
P CPU Bluetooth
JTAG Feroceon Interface
CPU U I Arbiter
Interface Osc
N
B Timers T XTAL_IN/XO
JTAG U E
S Interrupts Antenna Select ,
R T/ R Switch Power Enable Control Serial IF
N XTAL_OUT
A
SRAM L

B Bluetooth Coexistence Interface


U Power Down
DMA
S Sleep Clock

Peripheral Bus
3-Wire, 4-Wire Interface Host Interface
2-Wire Serial Interface Clocked
1-Wire Serial Interface Serial Unit
Serial EEPROM B Peripheral Bus Unit
Host Interface
U Unit
SDIO SDIO
UART
S
UART/GPIO
GPIO/LED

Copyright © 2009 Marvell Doc. No. MV-S106651-00 Rev. C


November 30, 2009, 2.00 Page 1
88W8786
Product Brief

Applications Processor
„ Cellular handsets
„ Consumer electronics devices CPU
„ Integrated Marvell Feroceon® CPU
General Features „ 128 MHz CPU clock speed
„ Single-chip integration of 802.11 wireless radio,
baseband, MAC, CPU, memory, and host interface DMA
„ Integrates all RF and baseband transmit and receive „ Independent 2-Channel Direct Memory Access
operations, with support for external power amplifier (DMA)
„ Low power dissipation
Networking Functions
IEEE 802.11
„ 802.11 data rates of 1 and 2 Mbps MAC
„ 802.11b data rates of 5.5 and 11 Mbps „ Ad-Hoc and Infrastructure Modes
„ 802.11g data rates 6, 9, 12, 18, 24, 36, 48, and „ RTS/CTS for operation under DCF
54 Mbps for multimedia content transmission „ Hardware filtering of 64 multicast addresses and
„ 802.11g/b performance enhancements for improved duplicate frame detection for up to 96 unicast
range addresses
„ 802.11n with data rates up to 150 Mbps „ On-chip Tx and Rx FIFO for maximum throughput
„ 802.11e QoS block acknowledgement (with support „ Open System and Shared Key Authentication
for 802.11n extension) services
„ 802.11h transmit power control „ A-MPDU Rx (de-aggregation) and Tx (aggregation)
„ 802.11i security „ Reduced Inter-Frame Spacing bursting
„ 802.11k radio resource measurement „ Management information base counters
„ Fully supports clients (stations) implementing IEEE „ Radio resource measurement counters
Power Save mode „ Block acknowledgement with 802.11n extension
„ Power management
Packaging „ Transmit rate adaptation
„ 68-pin QFN „ Transmit power control
„ Long and short preamble generation on a
frame-by-frame basis for 802.11b frames

Doc. No. MV-S106651-00 Rev. C Copyright © 2009 Marvell


Page 2 November 30, 2009, 2.00
Baseband Advanced Security
„ DSSS modulation „ WEP 64- and 128-bit encryption with hardware TKIP
„ OFDM modulation processing (WPA)
„ Advanced Equalizer for Complementary Code Keying „ AES-CCMP hardware implementation as part of
(CCK) modes 802.11i security standard (WPA2)
„ On-chip A/D and D/A converters for „ Enhanced AES engine performance
Inphase/Quadrature (I/Q) channels
„ Targeted for multi-path delay spreads up to 680 ns in Networking Coexistence
11 Mbps mode and 150 ns in 54 Mbps mode „ Supports Marvell 2-Wire Bluetooth Coexistence
„ 12, 13, 19.2, 20, 24, 26, 38.4, and 40 MHz clock Arbitration (2WBCA) Scheme
support „ Supports Marvell 3-Wire Bluetooth Coexistence
„ 802.11n optional features: Arbitration (3WBCA) Scheme
• 20/40 MHz coexistence „ Supports Marvell 4-Wire Bluetooth Coexistence
• Space-Time Block Coding Arbitration (4WBCA) Scheme
• Short Guard Interval
Host Interface
• Reduced Inter-Frame Spacing (Tx optional/Rx
required) „ SDIO device interface (50 MHz)
• Greenfield Tx/Rx Peripheral Bus Interfaces
„ Clocked Serial Unit (CSU)
WLAN Radio • 3-Wire, 4-Wire Serial Interface
„ Integrated direct-conversion WLAN RF radio • 2-Wire Serial Interface
• 1-Wire Serial Interface
Rx Path • SPI Serial EEPROM
„ On-chip gain selectable LNA with optimized noise „ Universal Asynchronous Receiver/Transmitter
figure and power consumption (UART)
„ Direct conversion architecture eliminates need for „ General Purpose Input Output (GPIO)
external SAW filter „ Flexible GPIO interface with Light Emitting Diode
„ High dynamic range AGC function in receive mode (LED) drivers to indicate Link, Speed, Duplex Mode,
Collision, and Tx/Rx Activities
Tx Path
Memory
„ Supports external PA with power control
„ Supports closed and open loop power control in Frame Buffer
increments of 0.5 dB
„ Internal SRAM for Tx frame queues and Rx data
„ Optimized Tx gain distribution, for linearity and noise
buffers
performance

Local Oscillator Boot ROM


„ Boot ROM
„ Fractional-N for multiple reference clock support
„ Fine channel step, AFC (adaptive frequency control) Test
„ On-chip diagnostic information

Copyright © 2009 Marvell Doc. No. MV-S106651-00 Rev. C


November 30, 2009, 2.00 Page 3
88W8786
Product Brief

For further information about Marvell® products, see the Marvell website: http://www.marvell.com
Disclaimer
No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose,
without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any
kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any
particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.
Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use
Marvell products in these types of equipment or applications.
With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:
1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control
Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are
controlled for national security reasons by the EAR; and,
3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant,
not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons
by the EAR, or is subject to controls under the U.S. Munitions List ("USML").
At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any
such information.
Copyright © 1999–2009. Marvell International Ltd. All rights reserved. Marvell, Moving Forward Faster, the Marvell logo, Alaska, AnyVoltage, DSP Switcher, Fastwriter,
Feroceon, Libertas, Link Street, PHYAdvantage, Prestera, TopDog, Virtual Cable Tester, Yukon, and ZJ are registered trademarks of Marvell or its affiliates. CarrierSpan,
LinkCrypt, Powered by Marvell Green PFC, Qdeo, QuietVideo, Sheeva, TwinD, and VCT are trademarks of Marvell or its affiliates.
Patent(s) Pending—Products identified in this document may be covered by one or more Marvell patents and/or patent applications.

Doc. No. MV-S106651-00 Rev. C Copyright © 2009 Marvell


Page 4 November 30, 2009, 2.00