Beruflich Dokumente
Kultur Dokumente
om
.c
Product Speciffication
ay
pl
is
-d
al
1. GENERAL DESCRIPTION
1.1 FEATURES
CHARACTERISTICS ITEMS SPECIFICATIONS
Screen Diagonal [in] 38.5
Pixels [lines] 1920 × 1080
Active Area [mm] 853.92(H) x 480.33(V)
Sub-Pixel Pitch [mm] 0.17675(H) x 0.53025(V)
Pixel Arrangement RGB vertical stripe
Weight [g] TYP. 1280g
Physical Size [mm] 880.2(W) × 535.03(H) × 1.8(D) Typ.
Display Mode Transmissive mode / Normallly black
om
Contrast Ratio 3000:1 Typ.
(Typical value measure at CMI’s module)
Glass thickness (Array / CF) [mm] 0.5 / 0.5
.c
Viewing Angle (CR>20) +88/-88(H), +88/-88(V) Typ. (CR≧20)
(Typical value measure at CMI’s module)
ay
Color Chromaticity * Please refer to “color chromaticity” on p.25
Cell Transparency [%] 5.8%
pl
Anti-Glare coating (Haze 3.5%)
Polarizer Surface Treatment
Hard Coating (3H)
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
om
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
.c
improper thermal management in final product design.
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
Value
Item Symbol Unit Note
om
Min. Max.
.c
Logic Input Voltage VIN -0.3 3.6 V
ay
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
pl
should be restricted to the conditions described under Normal Operating Conditions.
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Value
Parameter Symbol Unit Note
Min. Typ. Max.
om
Power
Horizontal Stripe - - 7.32 9.77 W
Consumption
Black Pattern - - 4.32 5.54 W
(3)
.c
White Pattern - - 0.36 0.43 A
ay
Power Supply
Horizontal Stripe - - 0.61 0.73 A
Current
- -
Black Pattern
pl 0.36 0.42 A
Differential Input High
VLVTH +100 - 300 mV
is
Threshold Voltage
Differential Input Low
-
-d
interface
Differential input voltage
|VID| 200 - 600 mV
st
(single-end)
Terminating Resistor RT - 100 - ohm
ry
CMIS
interface
Input Low Threshold Voltage VIL 0 -
w
w
Note (1) The module should be always operated within the above ranges.
w
om
.c
ay
pl
is
Vcc rising time is 470us
-d
Vcc
al
0.9Vcc
st
0.1Vcc
ry
GND
470us
.c
w
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
w
om
c. Horizontal Pattern
.c
ay
pl
is
-d
al
st
ry
VLVTH
w
VLVTL
w
w
LCD-390-TRN
ERX0(+/-)
ERX1(+/-)
SCAN DRIVER
ERX2(+/-)
(WF23-400-513C,FCN) or equivalent
ERX3(+/-)
ECLK(+/-)
TFT LCD PANEL
(1920x3x1080)
INPUT CONNECTOR
ORX0(+/-) TIMING
ORX1(+/-) CONTROLLER
om
ORX2(+/-)
ORX3(+/-)
OCLK(+/-)
Data Driver (mini-LVDS)
.c
ay
SELLVDS
DC/DC CONVERTER
Vcc pl
GND
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
om
11 GND Ground
12 ERX0- Even pixel Negative LVDS differential data input. Channel 0
13 ERX0+ Even pixel Positive LVDS differential data input. Channel 0
14 ERX1- Even pixel Negative LVDS differential data input. Channel 1
.c
(5)
15 ERX1+ Even pixel Positive LVDS differential data input. Channel 1
16 ERX2- Even pixel Negative LVDS differential data input. Channel 2
ay
17 ERX2+ Even pixel Positive LVDS differential data input. Channel 2
18 GND Ground pl
19 ECLK- Even pixel Negative LVDS differential clock input.
(5)
20 ECLK+ Even pixel Positive LVDS differential clock input.
is
21 GND Ground
22 ERX3- Even pixel Negative LVDS differential data input. Channel 3
(5)
-d
26 GND Ground
27 GND Ground
st
34 GND Ground
35 OCLK- Odd pixel Negative LVDS differential clock input
(5)
w
om
Note (2) Reserved for internal use. Please leave it open.
.c
Note (3)
ay
SELLVDS Mode
L JEIDA
H(default) VESA
pl
L: Connect to GND, H: Connect to Open or +3.3V
is
-d
Note (4) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be
less than 1K Ohm. (R1 < 1K Ohm)
al
st
ry
.c
w
w
w
Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the
second pixel is even pixel.
LCD-390-TRN
Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow:
om
.c
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
om
.c
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
om
.c
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
Current cycle
RXCLK±
ORX0± G0 R5 R4 R3 R2 R1 R0
ORX1± B1 B0 G5 G4 G3 G2 G1
ORX2± DE VS HS B5 B4 B3 B2
om
ORX3± RSVD B7 B6 G7 G6 R7 R6
G0 R5 R4 R3 R2 R1 R0
.c
ERX0±
ERX1± B1 B0 G5 G4 G3 G2 G1
ERX2± DE VS HS
ay
B5 B4 B3 B2
pl
ERX3± RSVD B7 B6 G7 G6 R7 R6
is
-d
al
Current cycle
ry
.c
RXCLK±
w
ORX0± G2 R7 R6 R5 R4 R3 R2
w
ORX1± B3 B2 G7 G6 G5 G4 G3
w
ORX2± DE VS HS B7 B6 B5 B4
ORX3± RSVD B1 B0 G1 G0 R1 R0
ERX0± G2 R7 R6 R5 R4 R3 R2
ERX1± B3 B2 G7 G6 G5 G4 G3
ERX2± DE VS HS B7 B6 B5 B4
ERX3± RSVD B1 B0 G1 G0 R1 R0
LCD-390-TRN
om
.c
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
om
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (1) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
.c
Red (2) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
ay
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Red (253) 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red
Red (254) 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (255) 1 1 1 1 1 1 1 1 0
pl
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
is
Green (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Green (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
-d
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
al
Green (253) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0
Green
Green (254) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
st
Green (255) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Blue (0) / Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue (1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
ry
Blue (2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
Gray
: : : : : : : : : : : : : : : : : : : : : : : : :
.c
Scale
: : : : : : : : : : : : : : : : : : : : : : : : :
Of
Blue (253) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1
Blue
w
Blue (254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0
Blue (255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
w
om
.c
(2) Adjustment method: (VR)
ay
pl
Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted to
is
the point with least flickering of the center screen. After making it surely overrun at once, it should be
adjusted to the optimum point.
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC)
The input signal timing specifications are shown as the following table and timing diagram.
om
FSSM - - 200 KHz
modulation frequency
LVDS
Receiver Skew
Receiver TRSKM -400 - 400 ps (5)
Margin
.c
Data
Fr5 47 50 53 Hz
ay
Frame Rate (6)
Fr6 57 60 63 Hz
Vertical
Active Total Tv 1115
pl
1125 1135 Th Tv=Tvd+Tvb
Display
Term
is
Display Tvd 1080 1080 1080 Th
-d
Blank Tvb 35 45 55 Th
Horizontal
Active
Display Thd 960 960 960 Tc
st
Display
Term
Blank Thb 90 140 190 Tc
ry
Note (1) Please make sure the range of frame rate has follow the below equation:
.c
Fclkin(max) ≧ Fr6 ╳ Tv ╳ Th
Fr5 ╳ Tv ╳ Th ≧ Fclkin(min)
w
w
Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:
w
LCD-390-TRN
om
.c
ay
pl
is
-d
al
st
ry
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
.c
w
w
w
LCD-390-TRN
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
om
.c
ay
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
pl
LVDS RECEIVER INTERFACE TIMING DIAGRAM
is
-d
Tc
al
st
RXCLK+/-
ry
.c
RXn+/-
w
TRSKM
w
w
LCD-390-TRN
0.1VCC 0.1Vcc
0V
0.5≦T1≦10ms T1 T3
0≦T2≦50ms
0≦T3≦50ms
om
500ms ≦T4 T2
T4
VALID
LVDS Signals
.c
0V
Power On P
ay
0≦T7≦T2
0≦T8≦T3
T7
pl T8
is
Option Signals
-d
(SELLVDS)
al
500ms≦T5
100ms≦T6
ry
T5 T6
.c
w
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
w
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
If T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
LCD-390-TRN
om
.c
ay
pl
is
-d
al
st
ry
.c
w
w
w
LCD-390-TRN
8. A/ D BOARD
8.1 A/ D BOARD SPECIFICATIONS
(1) OSD button
(2) LVDS
om
.c
ay
pl
is
l-d
(3) HDMI (4) VGA (5) VGA 2.0 (6) POWER (7) Audio Output
ta
480p
576i
NC
576p NC
LCD-390-TRN
om
.c
ay
pl
is
l-d
s ta
ry
.c
w
5. LVDS Cable
w