Beruflich Dokumente
Kultur Dokumente
R
DESCRIPTION FEATURES
O
The MP2357 is a monolithic step-down switch 0.5A Peak Output Current
mode converter with a built-in internal power 0.35Ω Internal Power MOSFET Switch
P2 S F
MOSFET. It achieves a 0.5A peak output Stable with Low ESR Output Ceramic
current over a wide input supply range with Capacitors
D
excellent load and line regulation. Current mode Up to 92% Efficiency
operation provides fast transient response and 0.1μA Shutdown Mode
E
eases loop stabilization. Fault condition Fixed 1.4MHz Frequency
protection includes cycle-by-cycle current limiting Thermal Shutdown
and thermal shutdown.
TO ES ND
Cycle-by-Cycle Over Current Protection
1H
The MP2357 requires a minimum number of Wide 4.5V to 24V Operating Input Range
readily available standard external components. Output Adjustable from 0.81V to 15V
N
The MP2357 is available in TSOT23-6 and Available in TSOT23-6 and SOT23-6
SOT23-6 packages.
E Packages
33
G
EVALUATION BOARD REFERENCE APPLICATIONS
ER D M
Board Number Dimensions Distributed Power Systems
I
EV2357DJ-00A 2.1”X x 1.9”Y x 0.4”Z Battery Charger
EF EW M
TYPICAL APPLICATION
T
O
N
ORDERING INFORMATION
Part Number* Package Top Marking Temperature
R
MP2357DJ TSOT23-6 IL2YW
–40C to +85C
MP2357DT SOT23-6 IL3YW
O
* For Tape & Reel, add suffix –Z (eg. MP2357DJ–Z). For RoHS Compliant Packaging, add suffix –LF (eg.
P2 S F
MP2357DJ–LF–Z)
D
PACKAGE REFERENCE
E
TO ES ND
1H
N
E
33
G
ER D M
I
EF EW M O
M
EC
Lead Temperature ................................... 260C TA)/θJA. Exceeding the maximum allowable power dissipation
will cause excessive die temperature, and the regulator will go
Storage Temperature .............. –65C to +150C into thermal shutdown. Internal thermal shutdown circuitry
N
ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25C, unless otherwise noted.
R
Parameters Symbol Condition Min Typ Max Units
Feedback Voltage VFB 4.5V VIN 24V 0.790 0.810 0.830 V
O
Feedback Current IFB VFB = 0.8V 10 nA
(5)
Switch-On Resistance RDS(ON) 0.35 Ω
P2 S F
Switch Leakage VEN = 0V, VSW = 0V 10 μA
(5)
Current Limit 0.8 A
D
Oscillator Frequency fSW VFB = 0.6V 1.4 MHz
Fold-back Frequency VFB = 0V 460 KHz
E
Maximum Duty Cycle VFB = 0.6V 87 %
(5)
Minimum On-Time tON 100 ns
TO ES ND
Under Voltage Lockout Threshold Rising 2.5 2.8 3.1 V
1H
Under Voltage Lockout Threshold Hysteresis 150 mV
N
EN Input Low Voltage
E 0.4 V
EN Input High Voltage 1.2 V
33
G
VEN = 2V 2.1
EN Input Current μA
ER D M
VEN = 0V 0.01
I
Supply Current (Shutdown) VEN = 0V 0.1 1.0 μA
EF EW M
Note:
M
5) Guaranteed by design.
PIN FUNCTIONS
EC
Ground. This pin is the voltage reference for the regulated output voltage. For this reason care
2 GND must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to
prevent switching current spikes from inducing voltage noise into the part.
R N
T
Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the
output voltage. To prevent current limit run away during a short circuit fault condition the
O
3 FB
frequency foldback comparator lowers the oscillator frequency when the FB voltage is below
250mV.
N
4 EN On/Off Control Input. Pull above 1.2V to turn the device on.
Supply Voltage. The MP2357 operates from a +4.5V to +24V unregulated input. C1 is needed
5 IN
to prevent large voltage spikes from appearing at the input.
6 SW Switch Output.
R
O
P2 S F D
E
TO ES ND
1H
N
E
33
G
ER D M
I
EF EW M O
M
EC
R
R N
T
O
N
R
O
P2 S F D
E
TO ES ND
1H
N
E
33
G
ER D M
I
EF EW M O
M
EC
R
R N
T
O
N
OPERATION
The MP2357 is a current mode buck regulator. If the sum of the Current Sense Amplifier output
R
That is, the EA output voltage is proportional to and the Slope Compensation signal does not
the peak inductor current. exceed the EA output for a whole cycle, then
O
the falling edge of the CLK resets the Flip-Flop.
At the beginning of a cycle, M1 is off. The EA
output voltage is higher than the current sense The output of the Error Amplifier integrates the
P2 S F
amplifier output, and the current comparator’s voltage difference between the feedback and
output is low. The rising edge of the 1.4MHz the 0.81V bandgap reference. The polarity is
CLK signal sets the RS Flip-Flop. Its output such that a FB pin voltage lower than 0.8V
D
turns on M1 thus connecting the SW pin and increases the EA output voltage. Since the EA
inductor to the input supply. output voltage is proportional to the peak
E
inductor current, an increase in its voltage also
The increasing inductor current is sensed and
increases current delivered to the output.
amplified by the Current Sense Amplifier. Ramp
TO ES ND
compensation is summed to the Current Sense
1H
Amplifier output and compared to the Error
Amplifier output by the PWM Comparator.
N
When the sum of the Current Sense Amplifier
E
output and the Slope Compensation signal
33
G
exceeds the EA output voltage, the RS Flip-
ER D M
Flop is reset and M1 is turned off. The external
I
Schottky rectifier diode (D1) conducts the
inductor current.
EF EW M O
M
EC
R
R N
T
O
N
APPLICATION INFORMATION
Setting Output Voltage Selecting the Input Capacitor
The external resistor divider is used to set the The input capacitor reduces the surge current
R
output voltage (see the schematic on front drawn from the input and the switching noise from
page). The feedback resistor R1 also sets the the device. The input capacitor impedance at the
O
feedback loop bandwidth with the internal switching frequency should be less than the input
compensation capacitor (see Figure 1). R2 can source impedance to prevent high frequency
P2 S F
be determined by: switching current from passing through the input.
R1 Ceramic capacitors with X5R or X7R dielectrics
R2
VOUT are highly recommended because of their low ESR
D
1 and small temperature coefficients. For most
0.81V
applications, a 4.7µF capacitor is sufficient.
E
Table 1—Resistor Selection for Common
Output Voltages Selecting the Output Capacitor
The output capacitor keeps the output voltage
TO ES ND
VOUT (V) R1 (kΩ) R2 (kΩ) ripple small and ensures loop stability. The
1H
1.8 80.6 (1%) 64.9 (1%) output capacitor impedance should be low at
the switching frequency. Ceramic capacitors
N
2.5 49.9 (1%) 23.7 (1%)
with X5R or X7R dielectrics are recommended
3.3 49.9 (1%) 16.2 (1%)
E for their low ESR characteristics. For most
33
G
5 49.9 (1%) 9.53 (1%) applications, a 22µF ceramic capacitor will be
ER D M
sufficient.
Selecting the Inductor
I
A 1µH to 10µH inductor with a DC current rating PCB layout is very important to achieve stable
EF EW M
of at least 25% percent higher than the operation. Please follow these guidelines and
maximum load current is recommended for take Figure2 for references.
O
most applications. For highest efficiency, the 1) Keep the path of switching current short
M
inductor’s DC resistance should be less than and minimize the loop area formed by Input
200mΩ. For most designs, the required cap, high-side MOSFET and schottky
EC
Choose the inductor ripple current to be 30% of and compensation components as close to
the maximum load current. The maximum the chip as possible.
O
2
5) Connect IN, SW, and especially GND
Under light load conditions below 100mA, a respectively to a large copper area to cool
larger inductance is recommended for improved the chip to improve thermal performance
efficiency. See Table 2 for suggested inductors. and long-term reliability. For single layer,
Also note that the maximum recommended load do not solder exposed pad of the IC.
current is 0.5A if the duty cycle exceeds 35%.
R
conditions of external BST diode are:
O
VOUT=5V or 3.3V; and
VOUT
Duty cycle is high: D= >65%
VIN
P2 S F
In these cases, an external BST diode is
recommended from the output of the voltage
D
regulator to BST pin, as shown in Fig.3
E
TO ES ND
1H
Figure2―PCB Layout
N
E Figure 3—Add Optional External Bootstrap
33
G
Diode to Enhance Efficiency
ER D M
The recommended external BST diode is
I IN4148, and the BST cap is 0.1~1µF.
EF EW M
Current Dimensions
M
Manufacturer Part Number Inductance(µH) Max DCR(Ω)
Rating (A) L x W x H (mm3)
Toko A921CY-4R7M 4.7 0.027 1.66 6 x 6.3 x 3
EC
PACKAGE INFORMATION
R
TSOT23-6
0.60 0.95
O
2.80 TYP BSC
3.00
P2 S F
6 4
1.20
TYP
See Note 7
D
EXAMPLE
AAAA
TOP MARK
1.50 2.60 2.60
E
1.70 3.00 TYP
PIN 1
TO ES ND
1H
N
E 1 3
33
G
TOP VIEW RECOMMENDED LAND PATTERN
ER D M
I
EF EW M
0.84
1.00 MAX
O
0.90
M 0.09
SEATING PLANE 0.20
EC
0.30 0.00
0.95 BSC
0.50 0.10 SEE DETAIL "A"
NOTE:
R N
SOT23-6
R
0.60 0.95
2.80 TYP BSC
3.00
O
6 4
1.20
TYP
P2 S F
See Note 7
EXAMPLE
TOP MARK
AAAA
D
1.50 2.60 2.60
1.70 3.00 TYP
PIN 1
E
TO ES ND
1H
1 3
N
TOP VIEW RECOMMENDED LAND PATTERN
E
33
G
ER D M
I
EF EW M
0.90
1.30 1.45 MAX
0.09
O
NOTE:
R
DETAIL “A” 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM
LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
Authorized Distributor