Beruflich Dokumente
Kultur Dokumente
Abstract—In this paper, a real-time digital implementation of [6] using Arduino UNO Board. In this paper, the SVPWM is
a two level space vector pule width modulation (SVPWM) algo- implemented using the internal PWM module of the Arduino
rithm is carried out using ARDUINO DUE development board. DUE board. Then, the output signals of the DUE board are
The main contribution in this work is that the implementation
was performed by using directly the internal PWM module of used to control the SEMIKRON SEMISTACK–IGBT Voltage
the ARM cortex M3 processor of the ARDUINO DUE. By mean Source Inverter (VSI). The experimental results are discussed
of this, the computation time and the resources utilization of and compared to the simulation results in order to verify the
the processor are greatly reduced. The other contribution is that validity and performances of the developed algorithm.
this implementation may reduce power losses and harmonics by
minimizing the number of switching and generating symmetrical II. S TRUCTURE AND M ODELING OF T HE DC/AC
signals. To validate the implemented algorithm, an experimental C ONVERTER
validation of the SVPWM for two level inverters is carried out
by using a SEMIKRON multi-function converter. The results ob- In this section, a dynamic analytic model of the Voltage
tained from the experimentation are closer to that of simulation, Source Inverter (VSI) is developed in its original three-phase
which confirms the validity of the implemented algorithm. abc frame. Then, this model is transformed into a stationary
Index Terms—Space vector pulse width modulation (SVPWM), (α, β) reference frame. The structure of the converter is shown
Two Level DC/AC converter, Arduino DUE, Development board, in Fig. 1.
Implementation.
ii Bras 1 Bras 2 Bras 3
I. I NTRODUCTION
The DC/AC converter has attracted and still attracts an S1 S2 S3
impressive number of research works [1]. All approaches have
ia ib ic
advantages and disadvantages, and will compromise various Vdc a b c
attributes such as harmonic generation, complexity, efficiency,
flexibility, reliability, safety, modularity and cost. At present, S4 S5 S6
Carrier Based Modulation (CBM) and space vector modulation
(SVM) have been considered as the most popular modulation
strategies for power converters [2] due to their operation at M
fixed frequency. In this case of CBM, the output voltage of
vaN vbN vcN
each leg (of three legs) of the converter is determined through
the comparison of a modulating, high frequency saw tooth
waveform and the desired sinusoidal voltage. This is done N
independently for each leg. An alternative method to Carrier Fig. 1: Two level VSI with transistors IGBT
Based Modulation, Space-Vector Modulation (SVM) has been
proposed in many publications [3],[4]. The SVM method The converter consists of three phase legs, which can
features a higher level of DC bus voltage utilization compared connect the corresponding load terminals to the positive (P)
to the conventional CBM. It also offers flexibility in its digital or negative (N) bars of the converter. Each leg includes two
implementation by providing several optimization parameters, switches that are complementary. Each IGBT and its anti-
such as enabling different approaches to place space-vectors parallel diode is modeled by single bidirectional switch Si .
and the number and arrangement of samples in each cycle. The Hence, we define three variables that depend on switches states
most widely known SVM are based on generating eight volt- of each leg.
age vectors in the Park reference frame.In our previous works, • Leg 1:
an overview of Arduino development platform is presented in Sa =0 if S1 is on and S4 is off;
[5]. Furthermore, a real time implementation is performed in Sa =1 if S1 is off and S4 is on.
V1 [1 0 0] 2Vdc
3
− V3dc − V3dc 2Vdc
3
0
V2 [1 1 0] Vdc Vdc
− 2V3dc 2Vdc π Fig. 3: Voltage vector in a sector
3 3 3 3
V3 [0 1 0] − V3dc 2Vdc
3
− V3dc 2Vdc
3
2π
3
The projection of VS on Vα and Vβ gives the vectors Vx ,
Vdc Vdc Vy in such a way that :
V4 [0 1 1] − 2V3dc 3 3
2Vdc
3
π
V x = Vα d α
(
V5 [0 0 1] − V3dc − V3dc 2Vdc
3
2Vdc
3
− 4π
3
(3)
V6 [1 0 1] Vdc
3
− 2V3dc Vdc
3
2Vdc
3
− 5π
3
V y = Vβ d β
V0 [0 0 0] 0 0 0 0 -
The resolution of these equations yields :
V7 [1 1 1] 0 0 0 0 - √ Vs
dα = 3 sin(60◦ − θv ) (4)
TABLE I: Switching states of the VSI Vdc
√ Vs
A. Space Vector Pulse Width Modulation Control dβ = 3 sin(θv ) (5)
Vdc
Space Vector PWM uses specific sequences of the Switching
states of the VSI. This technique has shown good perfor- Where θv is the angle of the reference space vector voltage
mances and generates relatively fewer harmonics in the output in the sector where it located on. dα and dβ with tα = dα Te
voltage. The implementation involves sector identification, and tβ = dβ Te are respectively the times of application of
calculation of switching times and determination of switching actives vectors Vα , Vβ . t0 = Te − tα − tβ is the time of
vectors and optimum switching sequence selection for the VSI application of the zero vector V0 . The mean value of the
voltage vectors [7]. output vector for the switching period Te is defined as :
The three phases reference voltage compose the voltage VS = Vα d α + Vβ dβ .
space vector VS in the stationary frame (α, β). The VSI is The power losses in the converter may be reduced by
controlled by applying active vectors of Table I in calculated minimizing the number of switching sequences for each
times duration. The eight voltage vectors are reported in the switching period. The harmonic of the output voltage may be
(α, β) reference frame and presented by a hexagonal shape as reduced also by generating symmetrical signals, To do this,
shown in Fig. 2. the switching sequences for each sector is arranged as below
3577
Fig. 4: Switching sequences for sector 1 Fig. 9: Switching sequences for sector 6
III. E XPERIMENTAL S ETUP :
To validate the developed SVPWM algorithm, the exper-
imental setup represented in Fig. 10 is used. It consists of
a two level VSI SEMIKRON SEMISTACK–IGBT, Arduino
DUE development board, R-L balanced three-phase load and
measurement devices.
Fig. 6: Switching sequences for sector 3 Fig. 10: Materiel used for the experimental set-up
A. Arduino DUE development board :
Fig. 11 represents the Arduino DUD development board.
This latter is built around Atmel SAM3X8E ARM Cortex-M3
CPU. It is the first Arduino board based on a 32-bit ARM core
microcontroller[8]. It contains 54 digital input/output pins (of
which 12 can be used as PWM outputs), 12 analog inputs,
4 UARTs (hardware serial ports), a 84 MHz clock, an USB
OTG capable connection, 2 DAC (digital to analog), 2 TWI, a
power jack, an SPI header, a JTAG header, a reset button and
an erase button [9]. The DUE has a 32-bit ARM core that can
Fig. 7: Switching sequences for sector 4 outperform typical 8-bit microcontroller boards.
Fig. 8: Switching sequences for sector 5 Fig. 11: Arduino DUE development board
3578
In order to generate symmetrical signals, PWM built-in IV. E XPERIMENTAL R ESULTS :
module of the DUE, which is represented in Fig . 12, is con-
figured to center aligned mode[8]. Furthermore, the interrupt The switching signals delivered from the DUE PWM chan-
service routine (ISR) is used to update the duty-cycle of each nels are used to control the SEMIKRON-VSI through an
output that drives the inverter switches. interface circuit. The SEMIKRON-VSI uses IGBT switches
PWM_CCNTx
Center Aligned
CALG(PWM_CMRx) = 1
controlled by the semikron drivers SKHI22A. The interface
CPRD(PWM_CPRDx) circuit is used to adapt the 3.3V output voltage of the DUE to
CDTY(PWM_CDTYx)
the 15V input voltage of the driver. As shown in Figs. 15-20,
Period the switching signals with a sampling frequency of 4 KHz are
Output Waveform OCx
CPOL(PWM_CMRx) = 0
symmetrical thus proving the validation of the implemented
Output Waveform OCx
CPOL(PWM_CMRx) = 1 algorithm.
Counter Event
CHIDx(PWM_ISR)
CES(PWM_CMRx) = 0
Counter Event
CHIDx(PWM_ISR)
CES(PWM_CMRx) = 1
# !
$
% % %&
' !
! "
Fig. 14: SEMIKRON inverter Fig. 18: Switching signals for sector 4
3579
Fig. 19: Switching signals for sector 5
A. R-L load :
Fig. 21: Output voltage Van with its specter Fig. 24: The total harmonic distortion (THD%)
Fig. 22 shows that the output voltage is periodic with period In the previous plots (Fig. 23 and Fig. 24), a small deviation
of 0.02 ms. It takes five different values: + 20 V (+ 2Vdc /3), between the simulation and experimental results is observed.
+ 10 V (+ Vdc /3), 0 V, - 10 V (- Vdc /3) and - 20 V (- 2Vdc /3). This is due mainly to the voltage drop across the switches and
The current ia is filtered by the inductance so that it takes the assumption that the three-phase load is perfectly balanced,
sinusoidal form of a 50 Hz. which is not true in reality.
3580
B. Sampling frequency impact:
3581