Beruflich Dokumente
Kultur Dokumente
IRFB3207ZPbF
IRFS3207ZPbF
Applications
l High Efficiency Synchronous Rectification in
IRFSL3207ZPbF
SMPS HEXFET® Power MOSFET
l Uninterruptible Power Supply D VDSS 75V
l High Speed Power Switching
RDS(on) typ. 3.3m:
l Hard Switched and High Frequency Circuits
max. 4.1m:
G
ID (Silicon Limited) 170Ac
Benefits S ID (Package Limited) 120A
l Improved Gate, Avalanche and Dynamic
dv/dt Ruggedness D D
l Fully Characterized Capacitance and D
Avalanche SOA
l Enhanced body diode dV/dt and dI/dt
S
Capability S S D
D G G
G
TO-220AB D2Pak TO-262
IRFB3207ZPbF IRFS3207ZPbF IRFSL3207ZPbF
G D S
Gate Drain Source
Absolute Maximum Ratings
Symbol Parameter Max. Units
ID @ TC = 25°C Continuous Drain Current, VGS @ 10V (Silicon Limited) 170c
ID @ TC = 100°C Continuous Drain Current, VGS @ 10V (Silicon Limited) 120c A
ID @ TC = 25°C Continuous Drain Current, VGS @ 10V (Wire Bond Limited) 120
IDM Pulsed Drain Current d 670
PD @TC = 25°C Maximum Power Dissipation 300 W
Linear Derating Factor 2.0 W/°C
VGS Gate-to-Source Voltage ± 20 V
dv/dt Peak Diode Recovery f 16 V/ns
TJ Operating Junction and -55 to + 175 °C
TSTG Storage Temperature Range
Soldering Temperature, for 10 seconds 300
(1.6mm from case)
Mounting torque, 6-32 or M3 screw 10lbxin (1.1Nxm)
Avalanche Characteristics
EAS (Thermally limited) Single Pulse Avalanche Energy e 170 mJ
IAR Avalanche Currentd See Fig. 14, 15, 22a, 22b A
EAR Repetitive Avalanche Energy g mJ
Thermal Resistance
Symbol Parameter Typ. Max. Units
RθJC Junction-to-Case k ––– 0.50
RθCS Case-to-Sink, Flat Greased Surface , TO-220 0.50 ––– °C/W
RθJA Junction-to-Ambient, TO-220 k ––– 62
RθJA 2
Junction-to-Ambient (PCB Mount) , D Pak jk ––– 40
www.irf.com 1
04/07/08
IRFB/S/SL3207ZPbF
Static @ TJ = 25°C (unless otherwise specified)
Symbol Parameter Min. Typ. Max. Units Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 75 ––– ––– V VGS = 0V, ID = 250µA
∆V(BR)DSS/∆TJ Breakdown Voltage Temp. Coefficient ––– 0.091 ––– V/°C Reference to 25°C, ID = 5mAd
RDS(on) Static Drain-to-Source On-Resistance ––– 3.3 4.1 mΩ VGS = 10V, ID = 75A g
VGS(th) Gate Threshold Voltage 2.0 ––– 4.0 V VDS = VGS, ID = 150µA
RG(int) Internal Gate Resistance ––– 0.80 ––– Ω
IDSS Drain-to-Source Leakage Current ––– ––– 20 µA VDS = 75V, VGS = 0V
––– ––– 250 VDS = 75V, VGS = 0V, TJ = 125°C
IGSS Gate-to-Source Forward Leakage ––– ––– 100 nA VGS = 20V
Gate-to-Source Reverse Leakage ––– ––– -100 VGS = -20V
Dynamic @ TJ = 25°C (unless otherwise specified)
Symbol Parameter Min. Typ. Max. Units Conditions
gfs Forward Transconductance 280 ––– ––– S VDS = 50V, ID = 75A
Qg Total Gate Charge ––– 120 170 nC ID = 75A
Qgs Gate-to-Source Charge ––– 27 ––– VDS = 38V
Qgd Gate-to-Drain ("Miller") Charge ––– 33 ––– VGS = 10V g
Qsync Total Gate Charge Sync. (Qg - Qgd) ––– 87 ––– ID = 75A, VDS =0V, VGS = 10V
td(on) Turn-On Delay Time ––– 20 ––– ns VDD = 49V
tr Rise Time ––– 68 ––– ID = 75A
td(off) Turn-Off Delay Time ––– 55 ––– RG = 2.7Ω
tf Fall Time ––– 68 ––– VGS = 10V g
Ciss Input Capacitance ––– 6920 ––– pF VGS = 0V
Coss Output Capacitance ––– 600 ––– VDS = 50V
Crss Reverse Transfer Capacitance ––– 270 ––– ƒ = 1.0MHz
Coss eff. (ER) Effective Output Capacitance (Energy Related)i ––– 770 ––– VGS = 0V, VDS = 0V to 60V j
Coss eff. (TR) Effective Output Capacitance (Time Related)h ––– 960 ––– VGS = 0V, VDS = 0V to 60V h
Diode Characteristics
Symbol Parameter Min. Typ. Max. Units Conditions
IS Continuous Source Current ––– ––– 170c A MOSFET symbol D
VSD Diode Forward Voltage ––– ––– 1.3 V TJ = 25°C, IS = 75A, VGS = 0V g
trr Reverse Recovery Time ––– 36 54 ns TJ = 25°C VR = 64V,
––– 41 62 TJ = 125°C IF = 75A
Qrr Reverse Recovery Charge ––– 50 75 nC TJ = 25°C di/dt = 100A/µs g
––– 67 100 TJ = 125°C
IRRM Reverse Recovery Current ––– 2.4 ––– A TJ = 25°C
ton Forward Turn-On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Notes:
Calculated continuous current based on maximum allowable junction ISD ≤ 75A, di/dt ≤ 1730A/µs, VDD ≤ V(BR)DSS, TJ ≤ 175°C.
temperature. Bond wire current limit is 120A. Note that current
Pulse width ≤ 400µs; duty cycle ≤ 2%.
limitations arising from heating of the device leads may occur with Coss eff. (TR) is a fixed capacitance that gives the same charging time
some lead mounting arrangements. as Coss while VDS is rising from 0 to 80% VDSS.
Repetitive rating; pulse width limited by max. junction Coss eff. (ER) is a fixed capacitance that gives the same energy as
temperature. Coss while VDS is rising from 0 to 80% VDSS.
Limited by TJmax, starting TJ = 25°C, L = 0.033mH When mounted on 1" square PCB (FR-4 or G-10 Material). For recom
RG = 25Ω, IAS = 102A, VGS =10V. Part not recommended for use mended footprint and soldering techniques refer to application note #AN-994.
above this value. Rθ is measured at TJ approximately 90°C.
2 www.irf.com
IRFB/S/SL3207ZPbF
1000 1000
VGS VGS
TOP 15V TOP 15V
10V 10V
8.0V 8.0V
ID, Drain-to-Source Current (A)
4.5V
100 100
4.5V
100 2.0
T J = 175°C (Normalized)
T J = 25°C 1.5
10
1 1.0
VDS = 25V
≤60µs PULSE WIDTH
0.1 0.5
2 3 4 5 6 7 -60 -40 -20 0 20 40 60 80 100120140160180
T J , Junction Temperature (°C)
VGS, Gate-to-Source Voltage (V)
100000 12.0
VGS = 0V, f = 1 MHZ
ID= 75A
Ciss = C gs + Cgd, C ds SHORTED
Crss = C gd
VGS, Gate-to-Source Voltage (V)
6.0
Coss
1000 4.0
Crss
2.0
100 0.0
1 10 100 0 20 40 60 80 100 120 140
VDS, Drain-to-Source Voltage (V) QG, Total Gate Charge (nC)
Fig 5. Typical Capacitance vs. Drain-to-Source Voltage Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage
www.irf.com 3
IRFB/S/SL3207ZPbF
1000 10000
OPERATION IN THIS AREA
LIMITED BY R DS(on)
1000
100
100µsec
100
10 T J = 25°C
1msec
10msec
10
DC
1
1
Tc = 25°C
Tj = 175°C
VGS = 0V Single Pulse
0.1 0.1
0.0 0.5 1.0 1.5 2.0 2.5 1 10 100
VSD, Source-to-Drain Voltage (V) VDS, Drain-to-Source Voltage (V)
Fig 7. Typical Source-Drain Diode Forward Voltage Fig 8. Maximum Safe Operating Area
120 90
100
85
80
60 80
40
75
20
0 70
25 50 75 100 125 150 175 -60 -40 -20 0 20 40 60 80 100120140160180
T C , Case Temperature (°C) T J , Temperature ( °C )
Fig 9. Maximum Drain Current vs. Case Temperature Fig 10. Drain-to-Source Breakdown Voltage
2.5 700
ID
EAS , Single Pulse Avalanche Energy (mJ)
1.5
Energy (µJ)
400
1.0 300
200
0.5
100
0.0 0
-10 0 10 20 30 40 50 60 70 80 25 50 75 100 125 150 175
Starting T J , Junction Temperature (°C)
VDS, Drain-to-Source Voltage (V)
Fig 11. Typical COSS Stored Energy Fig 12. Maximum Avalanche Energy vs. DrainCurrent
4 www.irf.com
IRFB/S/SL3207ZPbF
1
D = 0.50
Thermal Response ( Z thJC )
0.1 0.20
0.10
R1 R2 R3
R1 R2 R3 Ri (°C/W) τi (sec)
0.05 τJ τC 0.1049 0.000099
τJ τ
τ1 τ2 τ3
0.02 τ1 τ2 τ3 0.2469 0.001345
0.01
0.01 0.1484 0.008469
Ci= τi/Ri
Ci τi/Ri
0.05
10 0.10
1
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming ∆Τj = 25°C and
Tstart = 150°C.
0.1
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01
tav (sec)
0
PD (ave) = 1/2 ( 1.3·BV·Iav) = DT/ ZthJC
25 50 75 100 125 150 175
Iav = 2DT/ [1.3·BV·Zth]
Starting T J , Junction Temperature (°C) EAS (AR) = PD (ave)·tav
V R = 64V
15 TJ = 25°C
3.5
TJ = 125°C
3.0
IRR (A)
2.5 10
2.0 ID = 150µA
ID = 250µA
1.5 ID = 1.0mA 5
ID = 1.0A
1.0
0.5 0
-75 -50 -25 0 25 50 75 100 125 150 175 200 0 200 400 600 800 1000
T J , Temperature ( °C ) diF /dt (A/µs)
Fig 16. Threshold Voltage vs. Temperature Fig. 17 - Typical Recovery Current vs. dif/dt
20 340
IF = 45A IF = 30A
V R = 64V V R = 64V
10 180
5 100
0 20
0 200 400 600 800 1000 0 200 400 600 800 1000
diF /dt (A/µs) diF /dt (A/µs)
Fig. 18 - Typical Recovery Current vs. dif/dt Fig. 19 - Typical Stored Charge vs. dif/dt
340
IF = 45A
V R = 64V
260 TJ = 25°C
TJ = 125°C
QRR (A)
180
100
20
0 200 400 600 800 1000
diF /dt (A/µs)
VGS=10V *
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
- • Low Leakage Inductance D.U.T. ISD Waveform
Current Transformer
+
Reverse
-
+
Recovery
Current
Body Diode Forward
Current
- di/dt
D.U.T. VDS Waveform
Diode Recovery
dv/dt
VDD
Ripple ≤ 5% ISD
Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel
HEXFET® Power MOSFETs
V(BR)DSS
15V
tp
L DRIVER
VDS
RG D.U.T +
V
- DD
IAS A
VGS
20V
tp 0.01Ω
I AS
Fig 21a. Unclamped Inductive Test Circuit Fig 21b. Unclamped Inductive Waveforms
LD
VDS VDS
90%
+
VDD -
D.U.T 10%
VGS VGS
Pulse Width < 1µs
Duty Factor < 0.1% td(on) tr td(off) tf
Fig 22a. Switching Time Test Circuit Fig 22b. Switching Time Waveforms
Id
Vds
Vgs
L
VCC
DUT Vgs(th)
0
1K
Fig 23a. Gate Charge Test Circuit Fig 23b. Gate Charge Waveform
www.irf.com 7
IRFB/S/SL3207ZPbF
25
3$57180%(5
,17(51$7,21$/
5(&7,),(5 )6
/2*2 '$7(&2'(
3 '(6,*1$7(6/($')5((
352'8&7237,21$/
$66(0%/< <($5
/27&2'(
:((.
$ $66(0%/<6,7(&2'(
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/pkhexfet.html
www.irf.com 9
IRFB/S/SL3207ZPbF
TO-262 Package Outline
Dimensions are shown in millimeters (inches)
25
3$57180%(5
,17(51$7,21$/
5(&7,),(5
/2*2
'$7(&2'(
3 '(6,*1$7(6/($')5((
$66(0%/<
/27&2'( 352'8&7237,21$/
<($5
:((.
$ $66(0%/<6,7(&2'(
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/pkhexfet.html
10 www.irf.com
IRFB/S/SL3207ZPbF
TRR
1.60 (.063)
1.50 (.059)
1.60 (.063)
4.10 (.161) 1.50 (.059)
3.90 (.153) 0.368 (.0145)
0.342 (.0135)
FEED DIRECTION
30.40 (1.197)
NOTES : MAX.
1. COMFORMS TO EIA-418. 26.40 (1.039) 4
2. CONTROLLING DIMENSION: MILLIMETER. 24.40 (.961)
3. DIMENSION MEASURED @ HUB.
3
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/pkhexfet.html
Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR’s Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 04/08
www.irf.com 11