Sie sind auf Seite 1von 2

Assignment -2 Q5: What do you mean by Instruction

Computer Organization [ECS-401] format. Discuss structure of a typical


Tentative Submission date March-11, instruction format.
2011
Q6: Evaluate the artimetic expression
using stack:- (2+4)[9(3+5)+7]
Q1: Define instruction formats.
---------------------------------------------------------
Q2:Show the block diagram of the ---------------------------------------------
hardware that implements the following
register transfer statement. Assignment -2
Computer Organization [ECS-401]
Z’T1 : R1  R2 Tentative Submission date March-11,
2011
Q3: Draw a neat block diagram of a 4- bit
binary adder-subtractor.Then explain its
operation in detail. Q1: Define instruction formats.

Q2:Show the block diagram of the


Q4 : Apply the booth’s multiplication hardware that implements the following
algorithms to multiply decimal 5 and register transfer statement.
decimal 3.
Z’T1 : R1  R2
Q5: What do you mean by Instruction
format. Discuss structure of a typical Q3: Draw a neat block diagram of a 4- bit
instruction format. binary adder-subtractor.Then explain its
operation in detail.
Q6: Evaluate the artimetic expression
using stack:- (2+4)[9(3+5)+7]
Q4 : Apply the booth’s multiplication
--------------------------------------------------------- algorithms to multiply decimal 5 and
--------------------------------------------- decimal 3.

Assignment -2 Q5: What do you mean by Instruction


Computer Organization [ECS-401] format. Discuss structure of a typical
Tentative Submission date March-11, instruction format.
2011
Q6: Evaluate the artimetic expression
using stack:- (2+4)[9(3+5)+7]
Q1: Define instruction formats.
---------------------------------------------------------
Q2:Show the block diagram of the ---------------------------------------------
hardware that implements the following
register transfer statement. Assignment -2
Computer Organization [ECS-401]
Z’T1 : R1  R2 Tentative Submission date March-11,
2011
Q3: Draw a neat block diagram of a 4- bit
binary adder-subtractor.Then explain its
operation in detail. Q1: Define instruction formats.

Q2:Show the block diagram of the


Q4 : Apply the booth’s multiplication hardware that implements the following
algorithms to multiply decimal 5 and register transfer statement.
decimal 3.
Z’T1 : R1  R2
Q3: Draw a neat block diagram of a 4- bit
binary adder-subtractor.Then explain its
operation in detail.

Q4 : Apply the booth’s multiplication


algorithms to multiply decimal 5 and
decimal 3.

Q5: What do you mean by Instruction


format. Discuss structure of a typical
instruction format.

Q6: Evaluate the artimetic expression


using stack:- (2+4)[9(3+5)+7]

---------------------------------------------------------
---------------------------------------------

Das könnte Ihnen auch gefallen