FInal Year Projects List VLSI

Phone Mobile Email Website Address
:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2
IEEEProjectsinEmbeddedSystems|VLSI|DSP|DIP|Inst|MATLAB|Electrical
About Us :
We at Ensemble Technologies specialize in electronic design and manufacturing services for various industrial segments. We also offer student project guidance and training for final year projects in departments like ECE, EEE, E&I and other associated departments. We have a impeccable track record over the last ten years, during which we have guided thousands of projects in various domains like Embedded Systems Projects VLSI Projects DSP Projects DIP Projects MATLAB Projects Electrical Projects Instrumentation Projects Robotics Projects
and many more related domains. Most of these projects are based on latest international publications like IEEE papers. We hand pick IEEE projects for students to meet their requirements.
About This List :

This projects list is a partial list, taken from our full projects list for the year 2011-12. Most of the projects on the list are based on IEEE base papers for 2011-12. This list is only to give the students a brief idea about the possibilities with a specific technology. We have 100s of other projects in various other domains also. Students can choose either from this list or contact us to get more project options.
Contact Us :
Website : www.ensemble-tech.com Email : projects@ensemble-tech.com Mobile : +91 9790005746 Landline: 044-28552311 / 42663268 Address: 4th Floor, ABC Trade center, 50, Mount Road, Near Devi Theater Complex, Chennai 600002.
Projects List 2011-12 www.ensemble-tech.com Ensemble Technologies 2011 - All Rights Reserved
Page 1 of 9
S.No 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 FPGA / VLSI Low-Power And Area-Efficient Carry Select Adder Digital Image Authentication From JPEG Headers Building An AMBA AHB Compliant Memory Controller A Robust FSM Watermarking Scheme For IP Protection Of Sequential Circuit Design. Design Of Sequential Elements For Low Power Clocking System. Innovative Application Of RFID Systems To Special Education Schools Field Programmable Gate Array Prototyping Of End-Around Carry Parallel Prefix Tree Architectures. A New Reversible Design Of BCD Adder Efficient Pattern Matching Algorithm For Memory Architecture The Realization Of Precision Agriculture Monitoring System Based On Wireless Sensor Network Bus Matrix Synthesis Based On Steiner Graphs For Power Efficient System-OnChip Communications New Architectural Design Of CA-Based Codec. An Autonomous Vectorscalar Floating Point Coprocessor For FPGAs Adiabatic Technique For Energy Efficient Logic Circuits Design 4 Bit SQF Multiplier Based On Booth Encoder A Low-Power And Portable Spread Spectrum Clock Generator For SOC Applications Period Extension And Randomness Enhancement Using High-Throughput Reseeding-Mixing Prng. Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable Architectures Code EVLS1 EVLS2 EVLS3 EVLS4 EVLS5 EVLS6 EVLS7 EVLS8 EVLS9 EVLS10 EVLS11 EVLS12 EVLS13 EVLS14 EVLS15 EVLS16 EVLS17 EVLS18
Page 2 of 9
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 The Communication Interface Design Of AT89C51 Area-Efficient Scalable Map Processor Design For High-Throughput Multistandard Convolutional Turbo Decoding A Design Of Network Remote Control System Efficient Codec Designs For Crosstalk Avoidance Codes Based On Numeral Systems Blind Spectrum Sensing For OFDM-Based Cognitive Radio Systems Design And Characterization Of Parallel Prefix Adders Using FPGAs Low-Power And Area-Efficient Carry Select Adder Preparation Robot Based On Serial Peak Power Analysis Of MC-CDMA Employing Golay Complementary Sequences A Distributed Canny Edge Detector And Its Implementation On FPGA An FPGA-Based Architecture For Linear And Morphological Image Filtering FPGA Based Real-Time Adaptive Fuzzy Logic Controller Design Of Low Power And High Speed Configurable Booth Multiplier Dual Stack Method A Novel Approach To Low Leakage And Speed Power Product Vlsi Design Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable Architectures. MasliNET: A Wireless Sensor Network Based Environmental Monitoring System On Profibus-DP Slave Station Controller Based On NIOS II An Efficient Architecture Design For VGA Monitor Controller IEEE 1451-Based Multi-Interface Module (I2M) For Industrial Processes Automation EVLS19 EVLS20 EVLS21 EVLS22 EVLS23 EVLS24 EVLS25 EVLS26 EVLS27 EVLS28 EVLS29 EVLS30 EVLS31 EVLS32 EVLS33 EVLS34 EVLS35 EVLS36 EVLS37
Page 3 of 9
38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 Design And Implementation Of Cordic Processor For Complex DPLL High-Accuracy Fixed-Width Modified Booth Multipliers For Lossy Applications Efficient Iterative Techniques For Soft Decision Decoding Of Reed-Solomon Codes Design And Sensitivity Analysis Of A New Current-Mode Sense Amplifier For Low-Power SRAM An Implementation Of A 2D FIR Filter Using The Signed-Digit Number System A Novel Low Power And High Speed Wallace Tree Multiplier For RISC Processor Hardware Realization Of Shadow Detection Algorithm In FPGA Fixed-State Tests For Delay Faults In Scan Designs Design Of An Error Detection And Data Recovery Architecture For Motion Estimation Testing Applications. Image Encryption Based On AES Key Expansion Digital Watermarking Using Bidimensional Empirical Mode Decomposition Efficient Weighted Modulo 2N+1 Adders By Partitioned Parallel-Prefix Computation And Enhanced Circular Carry Generation An Ultra-Low-Power BPSK Receiver And Demodulator Based On InjectionLocked Oscillators High Speed ASIC Design Of Complex Multiplier Using Vedic Mathematics Fuzzy Random Impulse Noise Removal From Color Image Sequences A Flexible Hardware Implementation Of SHA-1 And SHA-2 Hash Functions PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration Effect Of Carrier Frequency Offset On Single-Carrier CDMA With FrequencyDomain Equalization Implementation Of A Self-Motivated Arbitration Scheme For The Multilayer AHB Bus Matrix. EVLS38 EVLS39 EVLS40 EVLS41 EVLS42 EVLS43 EVLS44 EVLS45 EVLS46 EVLS47 EVLS48 EVLS49 EVLS50 EVLS51 EVLS52 EVLS53 EVLS54 EVLS55 EVLS56
Page 4 of 9
57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 On The Transmission Method For Short Range MIMO Communications Enhancing Learning Of Digital Systems Using A Remote FPGA Lab Operation Improvement Of Indoor Robot By Gesture Recognition New Approach To Look-Up-Table Design And Memory-Based Realization Of FIR Digital Filter. A Low-Power Single-Phase Clock Multiband Flexible Divider. A Median Filter FPGA With Harvard Architecture An Efficient 4-D 8PSK TCM Decoder Architecture A Lightweight High-Performance Fault Detection Scheme For The Advanced Encryption Standard Using Composite Fields Performance Analysis Of Integer Wavelet Transform For Image Compression An Enhanced Canary-Based System With BIST For SRAM Standby Power Reduction FPGA Implementation Of RS232 To Universal Serial Bus Converter Performance Efficient FPGA Implementation Of Parallel 2-D MRI Image Filtering Algorithms Using Xilinx System Generator Mobile Video Monitoring System Based On FPGA & GPRS Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation Algorithm Of Binary Image Labeling And Parameter Extracting Based On FPGA Power Management Of MIMO Network Interfaces On Mobile Systems An On-Chip Delay Measurement Technique Using Signature Registers For Small-Delay Defect Detection. LUT Optimization For Memory-Based Computation. Detecting Background Setting For Dynamic Scene EVLS57 EVLS58 EVLS59 EVLS60 EVLS61 EVLS62 EVLS63 EVLS64 EVLS65 EVLS66 EVLS67 EVLS68 EVLS69 EVLS70 EVLS71 EVLS72 EVLS73 EVLS74 EVLS75
Page 5 of 9
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 Low-Complexity Sequential Searcher For Robust Symbol Synchronization In OFDM Systems Recognition FPGA System For Detection Of Anomalies In Mammograms Low Complexity Digit Serial Systolic Montgomery Multipliers For Special Class Of GF(2M) High-Accuracy Fixed-Width Modified Booth Multipliers For Lossy Applications Improved Area-Efficient Weighted Modulo 2N + 1 Adder Design With Simple Correction Schemes. High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree Design And VLSI Implementation Of High-Performance Face-Detection Engine For Mobile Applications A New Adaptive Weight Algorithm For Salt And Pepper Noise Removal A Rotation-Based Bist With Self-Feedback Logic To Achieve Complete Fault Coverage Power-Aware Design With Various Low-Power Algorithms For An H.264/AVC Encoder Low Power Chien Search For BCH Decoder Using RT-Level Power Management Design And Implementation Of Area-Optimized AES Based On FPGA Solid Waste Monitoring And Management Using RFID, GIS And GSM A Robust Edge Encoding Technique For Energy-Efficient Multi-Cycle Interconnect Lossless Implementation Of Daubechies 8-Tap Wavelet Transform A Probabilistic Estimation Bias Circuit For Fixed-Width Booth Multiplier And Its DCT Applications Sort Optimization Algorithm Of Median Filtering Based On FPGA On Reducing Scan Shift Activity At RTL Design And Implementation Of Low Power Digital FIR Filter Based On Low Power Multipliers And Adders On Xilinx FPGA EVLS76 EVLS77 EVLS78 EVLS79 EVLS80 EVLS81 EVLS82 EVLS83 EVLS84 EVLS85 EVLS86 EVLS87 EVLS88 EVLS89 EVLS90 EVLS91 EVLS92 EVLS93 EVLS94
Page 6 of 9
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 On Reducing Hidden Redundant Memory Accesses For DSP Applications Automatic Road Extraction Using High Resolution Satellite Images Based On Level Set And Mean Shift Methods PDE-Based Random-Valued Impulse Noise Removal Based On New Class Of Controlling Functions Design Of SHA-1 Algorithm Based On FPGA Implementation And Performance Analysis Of Seal Encryption On FPGA, GPU And Multi-Core Processors Design Space Exploration Of Hard-Decision Viterbi Decoding: Algorithm And VLSI Implementation. A Lightweight High-Performance Fault Detection Scheme For The Advanced Encryption Standard Using Composite Fields Accumulator Based 3-Weight Pattern Generation(Testing) A Secure Field Programmable Gate Array Based System-On-Chip For Telemedicine Application A Formal Approach To Designing Cryptographic Processors Based On GF(2^M) Arithmetic Circuits FPGA Design Of AES Core Architecture For Portable Hard Disk Design Of A Low Power Flip-Flop Using CMOS Deep Submicron Technology Removal Of High Density Salt And Pepper Noise Through Modified Decision Based Unsymmetric Trimmed Median Filter Design And FPGA Implementation Of Modified Distributive Arithmetic Based DWT-IDWT Processor For Image Compression FPGA Based FFT Algorithm Implementation In WiMAX Communications System FPGA Implementation For Humidity And Temperature Remote Sensing System Face Detection And Recognition Method Based On Skin Color And Depth Information Location Cache Design And Performance Analysis For Chip Multiprocessors Single Cycle Access Structure For Logic Test EVLS95 EVLS96 EVLS97 EVLS98 EVLS99 EVLS100 EVLS101 EVLS102 EVLS103 EVLS104 EVLS105 EVLS106 EVLS107 EVLS108 EVLS109 EVLS110 EVLS111 EVLS112 EVLS113
Page 7 of 9
114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 Systematic Design Of RSA Processors Based On High-Radix Montgomery Multipliers Effective Hybrid Test Program Development For Software-Based Self-Testing Of Pipeline Processor Cores An FPGA-Based Architecture For Linear And Morphological Image Filtering Modeling TCP/IP Stack In A Single Custom Processor, With Secure Data Transmission To An Altera-Based Web Server Implementing A Safe Embedded Computing System In Sram-Based FPGAs Using IP Cores: A Case Study Based On The Altera NIOS-II Soft Processor RFID-Based Hospital Real-Time Patient Management System A Multibank Memory-Based VLSI Architecture Of DVB Symbol Deinterleaver Design And Simulation Of UART Serial Communication Module Based On VHDL Task Migration In Mesh NOCS Over Virtual Point-To-Point Connections A Review On Power Optimization Of Linear Feedback Shift Register (LFSR) For Low Power Built In Self Test (BIST) Cyclic Prefixed OQAM-OFDM And Its Application To Single-Carrier FDMA Embedded Web Server For Remote Laboratory Access For Undergraduate Students Studying Electronic Engineering Pseudorandom Bit Generation Using Coupled Congruential Generators. An Efficient Implementation Of Floating Point Multiplier High-Speed Low-Power Viterbi Decoder Design For TCM Decoders A Very Fast And Low Power Carry Select Adder Circuit Development Of A New Breath Alcohol Detector Without Mouthpiece To Prevent Alcohol-Impaired Driving The Design Of The Displaying System Based On The SOPC Embedded Chips High Speed ASIC Design Of Complex Multiplier Using Vedic Mathematics EVLS114 EVLS115 EVLS116 EVLS117 EVLS118 EVLS119 EVLS120 EVLS121 EVLS122 EVLS123 EVLS124 EVLS125 EVLS126 EVLS127 EVLS128 EVLS129 EVLS130 EVLS131 EVLS132
Page 8 of 9
133 134 135 136 137 138 139 140 141 142 The Design Of The Emperature And Humidity Supervisory Monitor System Technique Of LFSR Based Test Generator Synthesis For Deterministic And Pseudorandom Testing Ultra Low-Power Clocking Scheme Using Energy Recovery And Clock Gating Design And Characterization Of Parallel Prefix Adders Using FPGAs Runtime Resonance Noise Reduction With Current Prediction Enabled Frequency Actuator Adaptive OFDM Radar For Target Detection In Multipath Scenarios A Pipeline VLSI Architecture For High-Speed Computation Of The 1-D Discrete Wavelet Transform A Blind Digital Watermarking Algorithm Based On Wavelet Transform High-Throughput Interpolator Architecture For Low-Complexity Chase Decoding Of RS Codes. Image Edge Detection Based On FPGA EVLS133 EVLS134 EVLS135 EVLS136 EVLS137 EVLS138 EVLS139 EVLS140 EVLS141 EVLS142
Page 9 of 9

FInal Year Projects List VLSI

Hochgeladen von

Dokumentinformationen

Originalbeschreibung:

Copyright

Verfügbare Formate

Dieses Dokument teilen

Dokument teilen oder einbetten

Freigabeoptionen

Stufen Sie dieses Dokument als nützlich ein?

Sind diese Inhalte unangemessen?

Copyright:

Verfügbare Formate

FInal Year Projects List VLSI

Hochgeladen von

Copyright:

Verfügbare Formate

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

About This List :

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Phone Mobile Email Website Address

:04428552311 :+919790005746 :projects@ensemble-tech.com :www.ensemble-tech.com :ABCTradeCenter,50,MountRoad,Near DeviTheater,Chennai2

Das könnte Ihnen auch gefallen