Beruflich Dokumente
Kultur Dokumente
Embedded system
Department of
ECE, KCE
Embedded systems that are programmable are provided with a programming interface, and embedded systems programming is a specialized occupation. Certain operating systems or language platforms are tailored for the embedded market, such as Embedded Java and Windows XP Embedded. However, some low-end consumer products use very inexpensive microprocessors and limited storage, with the application and operating system both part of a single program. The program is written permanently into the system's memory in this case, rather than being loaded into RAM (random access memory), as programs on a personal computers. We are living in the Embedded World. You are surrounded with many embedded products and your daily life largely depends on the proper functioning of these gadgets. Television, Radio, CD player of your living room, Washing Machine or Microwave Oven in your kitchen, Card readers, Access Controllers, Palm devices of your work space enable you to do many of your tasks very effectively. Apart from all these, many controllers embedded in your car take care of car operations between the bumpers and most of the times you tend to ignore all these controllers. In recent days, you are showered with variety of information about these embedded controllers in many places. All kinds of magazines and journals regularly dish out details about latest technologies, new devices; fast applications which make you believe that your basic survival is controlled by these embedded products. Now you can agree to the fact that these embedded products have successfully invaded into our world. You must be wondering about these embedded controllers or systems. What is this Embedded System? The computer you use to compose your mails, or create a document or analyze the database is known as the standard desktop computer. These desktop computers are manufactured to serve many purposes and applications. You need to install the relevant software to get the required processing facility. So, these desktop computers can do many things. In
2
Department of
ECE, KCE
Department of
ECE, KCE
Department of
ECE, KCE
list
gives
the
features
of
the
8051
Optimized 8 bit CPU for control applications and extensive Boolean processing capabilities. 64K Program Memory address space. 64K Data Memory address space. 128 bytes of on chip Data Memory.
32 Bi-directional and individually addressable I/O lines. Two 16 bit timer/counters. Full Duplex UART. 6-source / 5-vector interrupt structure with priority levels. On chip clock oscillator.
Now we may be wondering about the non-mentioning of memory space meant for the program storage, the most important part of any embedded controller. Originally this 8051 architecture was introduced with on-chip, one time programmable version of Program Memory of size 4K X 8. Intel delivered all these microcontrollers (8051) with users program fused inside the device. The memory portion was mapped at the lower end of the Program Memory area. But, after getting devices, customers couldnt change anything in their program code, which was already made available inside during device fabrication.
Department of
ECE, KCE
Fig 1.3.1 Block Diagram of the 8051 Core So, very soon Intel introduced the 8051 devices with reprogrammable type of Program Memory using built-in EPROM of size 4K X 8. Like a regular EPROM, this memory can be re-programmed many times. Later on Intel started manufacturing these 8031 devices without any on chip Program Memory. Now I go ahead giving more information on the important functional blocks of the 8051.
Department of
ECE, KCE
Department of
ECE, KCE
Pins description:
ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, for external timing or clocking purposes, even when there are no accesses to external memory. (However, one ALE pulse is skipped during each access to external Data Memory.) This pin is also the program pulse input (PROG) during EPROM programming. PSEN: Program Store Enable is the read strobe to external Program Memory. When the device is executing out of external Program Memory, PSEN is activated twice each machine cycle (except that two PSEN activations are skipped during accesses to external Data Memory). PSEN is not activated when the device is executing out of internal Program Memory.
8
Department of
ECE, KCE
Department of
ECE, KCE
P3.0 RxD (serial input port) P3.1 TxD (serial output port) P3.2 INT0 (external interrupt 0) P3.3 INT1 (external interrupt 1) P3.4 T0 (timer 0 external input) P3.5 T1 (timer 1 external input) P3.6 WR (external data memory write strobe) P3.7 RD (external data memory read strobe) VCC: Supply voltage VSS: Circuit ground potential
All four ports in the 80C51 are bidirectional. Each consists of a latch (Special Function Registers P0 through P3), an output driver, and an input buffer. The output drivers of Ports 0 and 2, and the input buffers of Port 0, are used in accesses to external memory. In this application, Port 0 outputs the low byte of the external memory address, time-multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the Port 2 pins continue to emit the P2 SFR content. All the Port 3 pins are multifunctional. They are not only port pins, but also serve the functions of various special features as listed below:
Port Pin Alternate Function
RxD (serial input port) TxD (serial output port) INT0 (external interrupt) INT1 (external interrupt) T0 (Timer/Counter 0 external input) T1 (Timer/Counter 1 external input) WR (external Data Memory write strobe) RD (external Data Memory read strobe)
10
Department of
ECE, KCE
2. Equipment requires:
2.3 Hardware: power supply Microcontroller AT89S52
2.2 Software:
3. Overview of project:
Robotic manipulators are widely used to replace human operators in tasks that are repetitive in nature. However, there are many tasks that are non-repetitive, unpredictable, or hazardous to the human operators. Clearing up a nuclear power plant leak or exploring the extreme depths of ocean are just some examples. The most developed robot in practical use today is the robotic arm and it is seen in applications throughout the world. Robotic are used to carry out work in outer space where man cannot survive and also used to do work in the medical field such as conducting experiments without exposing the researcher. In early days, robotic manipulators have been implemented in different control techniques like mechanical control and the remote control or tele-opertation. But with the advent of high performance, a new
11
Department of
ECE, KCE
Block diagram:
MOBIL
AT 89S52
GAREMOT OR2
Department of
ECE, KCE
4. Hardware design:
4.1 power supply: Regulated power supply: A variable regulated power supply, also called a variable bench power supply, is one where you can continuously adjust the output voltage to your requirements. Varying the output of the power supply is the recommended way to test a project after having double checked parts placement against circuit drawings and the parts placement guide. This type of regulation is ideal for having a simple variable bench power supply. Actually this is quite important because one of the first projects a hobbyist should undertake is the construction of a variable regulated power supply. While a dedicated supply is quite handy e.g. 5V or 12V, it's much handier to have a variable supply on hand, especially for testing. Most digital logic circuits and processors need a 5 volt power supply. To use these parts we need to build a regulated 5 volt source. Usually you start with an unregulated power to make a 5 volt power supply; we use a LM7805 and LM7812 voltage regulator ICs (Integrated Circuit). The IC is shown below.
Department of
ECE, KCE
Circuit features:
Brief description of operation: Gives out well regulated +5V output, output current capability of 100 mA Circuit protection: Built-in overheating protection shuts down output when regulator IC gets too hot Circuit complexity: Very simple and easy to build Circuit performance: Very stable +5V output voltage, reliable operation Availability of components: Easy to get, uses only very common basic components Design testing: Based on datasheet example circuit, I have used this circuit successfully as part of many electronics projects Applications: Part of electronics devices, small laboratory power supply Power supply voltage: Unregulated DC 8-18V power supply Power supply current: Needed output current + 5 mA Component costs: Few dollars for the electronics components + the input transformer cost.
Block diagram:
14
Department of
ECE, KCE
Department of
ECE, KCE
Compatible with MCS-51 Products 8K Bytes of In-System Programmable (ISP) Flash Memory Endurance: 1000 Write/Erase Cycles 4.0V to 5.5V Operating Range Fully Static Operation: 0 Hz to 33 MHz Three-level Program Memory Lock 256 x 8-bit Internal RAM 32 Programmable I/O Lines Three 16-bit Timer/Counters Eight Interrupt Sources Full Duplex UART Serial Channel Low-power Idle and Power-down Modes Interrupt Recovery from Power-down Mode Watchdog Timer Dual Data Pointer Power-off Flag
16
Department of
ECE, KCE
17
Department of
ECE, KCE
Fig 4.2.2 AT89S52 circuit block diagram Pin Description: VCC- Supply voltage. GND- Ground. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high impedance inputs. Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups. Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pull-ups are required during program verification.
18
Department of
ECE, KCE
Table: 4.2.1 Alternate functions of port1 Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that uses 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During Accesses to external data memory that uses 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pull-ups. Port 3 receives some control signals for Flash programming and verification.
19
Department of
ECE, KCE
RST:
Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives high for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled. ALE/PROG: Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory. If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALEdisable bit has no effect if the microcontroller is in external execution mode. PSEN: Program Store Enable (PSEN) is the read strobe to external program memory.
20
Department of
ECE, KCE
21
Department of
ECE, KCE
22
Department of
ECE, KCE
23
Department of
ECE, KCE
Department of
ECE, KCE
Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1selects DP0 and DPS = 1 selects DP1. The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register. Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to 1 during power up. It can be set and rest under software control and is not affected by reset.
25
Department of
ECE, KCE
Table: 4.2.5 AUXR1: Auxiliary Register 1 Memory Organization: MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed. Program Memory: If the EA pin is connected to GND, all program fetches are directed to external memory. On the AT89S52, if EA is connected to VCC, program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are to external memory. Data Memory: The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy parallel address space to the Special Function Registers. This means that the upper 128bytes have the same addresses as the SFR space but are physically separate from SFR space. When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access the SFR space. For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2). MOV 0A0H, #data
26
Department of
ECE, KCE
Department of
ECE, KCE
Department of
ECE, KCE
Table:
Table: 4.2.6 Timer 2 Operating Modes In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle. Capture Mode: In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0,
29
Department of
ECE, KCE
Fig 4.2.3 timer in capture mode Figure 4.2.3 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled. Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 2. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at
30
Department of
ECE, KCE
31
Department of
ECE, KCE
Fig 4.2.5 timer 2 auto reload mode (DCEN=1) Baud Rate Generator: Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4. The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software. The baud rates in Modes 1 and 3 are determined by Timer 2s overflow rate according to the following equation. The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally as the timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.
32
Department of
ECE, KCE
Interrupts:
The AT89S52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 6. Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once. Note that Table 5 shows that bit position IE.6 is unimplemented. User software should not write a 1 to this bit position, since it may be used in future AT89 products. Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software. The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.
33
Department of
ECE, KCE
34
Department of
ECE, KCE
35
Department of
ECE, KCE
Table: 4.2.8 Status of External Pins during Idle and Power-down Mode Program Memory Lock Bits:
36
Department of
ECE, KCE
Table: 4.2.9 Lock Bit Protection Modes When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.
Features of L293NE:
Wide supply voltage range: 4.5v to 36v Separate input logic supply Internal ESD protection
37
Department of
ECE, KCE
Description/ordering information:
The L293 and L293D are quadruple high-current half-H drivers. The L293 is designed to provide bidirectional drive currents of up to 1 A at voltages from 4.5 V to 36 V. The L293D is designed to provide b i d i r e c t i o n a l d r i v e c u r r e n t s o f u p to 600-mA at voltages from 4.5 V to 36 V. Both devices are designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other highcurrent/high-voltage loads in positive-supply applications. All inputs are TTL compatible. Each output is a complete totem-pole drive circuit, with a Darlington transistor sink and a pseudo- Darlington source. Drivers are enabled in pairs, with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled, and their outputs are active and in phase with their inputs. When the enable input is low, those drivers are disabled, and their outputs are off and in the high-impedance state. With the proper data inputs, each pair of drivers forms a full-H (or bridge) reversible drive suitable for solenoid or motor applications.
Application information:
Vcc2
SES5001
3A
10 11
4A
15, 14, 16
GND
8 9 4, 5, 12, 13 GND
Vcc1 EN
voltage) 4A
H L X Run
M2
38
EN H H H H L
1A L H L H X
2A H L L H X
FUNCTION Turn right Turn left Fast motor stop Fast motor stop Fast motor stop
Mounting instructions:
The Rthj-amp of the L293 can be reduced by soldering the GND pins to a 39
Department of
ECE, KCE
Features:
Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (on power down mode) Excellent performance Tristate data output for C interface 3.58MHz crystal or ceramic resonator 1633Hz can be inhibited by the INH pin HT9170B: 18-pin DIP package HT9170D: 18-pin SOP package
General Description:
The HT9170 series are Dual Tone Multi Frequency (DTMF) receivers integrated with digital decoder and band split filter functions. The HT9170B and HT9170D types supply power-down mode and inhibit mode operations. All types of the HT9170 series use digital counting techniques to detect and decode all the 16 DTMF tone pairs into a 4-bit code output. Highly accurate switched capacitor filters are employed to divide tone (DTMF) signals into low and high group signals. A built-in dial tone rejection circuit is provided to eliminate the need for pre-filtering. Pin Description:
40
Department of
ECE, KCE
VP VN GS VREF X1 X2
I I O O I O
Operational amplifier non-inverting input Operational amplifier inverting input Operational amplifier output terminal
VREF
Reference voltage output, normally VDD/2 The system oscillator consists of an inverter, a bias resistor and the necessary load capacitor on chip. A standard 3.579545MHz crystal connected to X1 and X2 terminals implements the oscillator function. Active high. This enables the device to go into power down mode and inhibits the oscillator. This pin input is internally pulled down. Logic high. This inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down. Negative power supply
OSCILLATOR
PWDN
I O
CMOS IN Pull-high CMOS OUT Tristate CMOS OUT CMOS OUT CMOS IN/OUT
D0~D3 output enable, high active Receiving data output terminals OE= H : Output enable OE= L : High impedance Data valid output When the chip receives a valid tone (DTMF) signal, the DV goes high; otherwise it remains low. Early steering output (see Functional Description) Tone acquisition time and release time can be set through connection with external resistor and capacitor. Positive power supply, 2.5V~5.5V for normal operation
O O I/O
CMOS OUT
One-shot type data valid output, normal high, when the chip receives a valid time (DTMF) signal, the DVB goes low for 10ms.
to VDD+0.3V
Operating
Temperature..............
20 C to 75 C
41
Department of
ECE, KCE
specified under Absolute Maxi- mum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged expo- sure to extreme conditions may affect device reliability.
Functional Description:
Overview:
The HT9170 series tone decoders consist of three band pass filters and two digital decode circuits to convert a tone (DTMF) signal into digital code output. An operational amplifier is built-in to adjust the input signal fig below.
Vi
R1
VP VN
vi1
c
vi2
VP c
c
VN RF series
HT9170 series
GS
R3
R4
R5
GS VREF
HT9170
VREF
Fig 4.4.1
Fig 4.4.2
Fig Input operation for amplifier application circuit 4.4.1 Standard input circuit 4.4.2 Differential input circuit
42
Department of
ECE, KCE
43
Department of
ECE, KCE
Z=high impedance
Data output
The data outputs (D0~D3) are tri state outputs. When OE input becomes low, the data outputs (D0~D3) are high impedance.
4.5 Relays:
A relay is an electrically operated switch. Current flowing through the coil of the relay creates a magnetic field which attracts a lever and changes the switch contacts. The coil current can be on or off so relays have two switch positions and most have double throw (changeover) switch contacts as shown in the diagram. Relays allow one circuit to switch a second circuit which can be completely separate from the first. For example a low voltage battery circuit can use a relay to switch a 230V AC mains circuit. There is no electrical connection inside the relay between the two circuits, the link is magnetic and mechanical. The coil of a relay passes a relatively large current, typically 30mA for a 12V relay, but it can be as much as 100mA for relays designed to operate from lower voltages. Most ICs (chips) cannot provide this current and a transistor is usually used to amplify the small IC current to the larger value required for the relay coil. The maximum output current for the popular 555 timer IC is 200mA so these devices can supply relay coils directly without amplification.
44
Department of
ECE, KCE
COM = Common, always connect to this; it is the moving part of the switch. NC = Normally Closed, COM is connected to this when the relay coil is off. NO = Normally Open, COM is connected to this when the relay coil is on.
Relays are usually SPDT or DPDT but they can have many more sets of switch contacts, for example relays with 4 sets of changeover contacts are readily available. For further information about switch contacts and the terms used to describe them please see the page on switches. Most relays are designed for PCB mounting but you can solder wires directly to the pins providing you take care to avoid melting the plastic case of the relay. The supplier's catalogue should show you the relay's connections. The coil will be obvious and it may be connected either way round. Relay coils produce brief high voltage 'spikes' when they are switched off and this can destroy transistors and ICs in the circuit. To prevent damage you must connect a protection diode across the relay coil. The animated picture shows a working relay with its coil and switch contacts. You can see a lever on the left being attracted by magnetism when the coil is switched on. This lever moves the switch contacts. There is one set of contacts (SPDT) in the foreground and another behind them, making the relay DPDT. 4.6 DC Gear Motors:
45
Department of
ECE, KCE
6 or 12Vdc operation Ratios from 10:1 to 392:1 Rated torque up to 20Ncm 4mm Output shaft
4.7 LDR:
Light dependent resistors (LDRs) are made from cadmium sulphide containing no or very few free electrons when not illuminated. Its resistance is then quite high. When it absorbs light, electrons are liberated and the conductivity of the material increases. Cadmium sulphide (CdS) is, therefore, a photoconductor. The approximate relationship between the resistance and illumination is R = AE~a where E is illumination in lux, R is resistance in ohms, A and a are constants. The value of a depends on the cadmium sulphide used and on the manufacturing process. Values around 0.7 to 0.9 are quite common. Basic structure of an LDR-Light dependent resistor: Device consists of a pair of metal film contacts separated by a snake-like track of cadmium sulphide film, designed to provide the maximum possible contact area with the two metal films. The structure is housed in a clear plastic or resin case, to provide free acess to external light. Practical LDRs are available in a variety of sizes and package styles,
46
Department of
ECE, KCE
4.8 Mobile:
The 12 keys on a cell phone (0, 1 8, 9,*, #) has unique signal associated with itself. This is DTMF signal. When the call is on, the pressing of any numerical key leads to generation of DTMF signal which is audible on the other side. TheDTMFtoneforeachkeyissumoftwosinusoidalwavesoffrequenciesasgiveni nfollowingtable.ThuseachkeyhasuniquefrequencypairandthusuniqueDTMFt one.Forexample,DTMFtoneforkey6issumoftwosunusodialwavesoffrequency 1477Hzand770Hz. The extra keys A, B, C and D are not present on cell phone. They are actually specially used for special purposes. For example, public payphones that accept credit cards use these additional codes to send the information from the magnetic strip. Output can be taken from speaker (that is near to your ear while calling) and using microphone to convert sound waves to electrical signals tedious work. The other way is through earphone jack. 3.5 MMEARPHONEJACK One wire comes from the ground terminal of the jack that is connected to common ground of the complete circuit. The other wire can be attached to anyone of two signal terminals.
47
Department of
ECE, KCE
DTMF SIGNAL THROUGH CELLULAR NETWORK The DTMF signals from source to destination follow the same path as that normal voice would have asyounormally talk on mobile passing through any base stations and even satellites in case of large distances.
DTMF signal doesnt means it is electrical signal or audible voice signal( as intuition may guess ). It is combination of two sinusoidal waves and sinusoidal waves may be present in any form. In fact the DTMF signal starts with electrical form on transmitter mobile, then encoded on electromagnetic wave, then again converted to electrical wave by receiver mobile and then to sound signal which is audible.
Department of
ECE, KCE
Nine basic data types, including 32-bit IEEE floating-point, Flexible variable allocation with bit, data, b data, idata, x data, and p data memory types, Interrupt functions may be written in C, Full use of the 8051 register banks, Complete symbol and type information for source-level debugging, Use of AJMP and ACALL instructions, Bit-addressable data objects, Built-in interface for the RTX51 Real-Time Kernel, Support for dual data pointers on Atmel, AMD, Cypress, Dallas Semiconductor, Infineon, Philips, and Transcend microcontrollers,
49
Department of
ECE, KCE
Support for the Philips 8xC750, 8xC751, and 8xC752 limited instruction sets, Support for the Infineon 80C517 arithmetic unit.
6. Conclusion: The optimal clock source for a particular microcontroller application is determined by a combination of factors including accuracy, cost, and power consumption, environmental requirements. Microcontroller AT89C52 based robot checks the failure like network coverage. One can like this with RF data encoder/decoder for wireless link.
50
Department of
ECE, KCE
pdf/pdf/22634/STMICROELECTRONICS/L7805CV.html
6. http://www.datasheetcatalog.com/datasheets_pdf/L/7/8/1/L7812CV.s
html
7. http://en.wikipedia.org/wiki/Regulated_power_supply 8. http://www.batteryspace.com/dcmotorhightorquemini12vdcgearmot
or200rpmforhobbyprojects.aspx
9. http://www.batteryspace.com/dcmotorhightorquemini12vdcgearmot
or200rpmforhobbyprojects.aspx
10. http://www.reuk.co.uk/Transformers-for-12V.htm
51
Department of
ECE, KCE