Beruflich Dokumente
Kultur Dokumente
We Iwill Corp. No. 10, Wu Chuan 3rd Rd., Hsin Chuang City, Taipei, Taiwan, R.O.C.
BD100 motherboard
Meets the intent of Directive 89/336/ECC for Electromagnetic Compatibility. Compliance was demonstrated to the following specifications as listed in the official Journal of the European Communities: EN 50081-1 Emissions: EN 55022 Radiated, Class B EN 55022 Conducted, Class B EN 60555-2 EN 50082-1 Immunity: IEC IEC IEC 801-2 Electrostatic Discharge 801-3 RF Radiate 801-4 Fast Transient Power Harmonics
Chapter 0 Overview
The features and specifications of this motherboard
Copyright
This manual contains information protected by copyright law. All rights are reserved. No any part of this document may be used or reproduced in any forms or by any means, or stored in a database or retrieval system without prior written permission from Iwill Corp. This manual is subject to change without notice.
Trademark
Intel / Pentium are trademarks of Intel Corporation. IWILL and IWILL logo are trademarks of IWILL Corp. Sound Blaster is a registered trademark of Creative Technology Ltd. Sound Blaster-LINK and SB-LINK are trademarks of Creative Technology Ltd. And all other product names are trademarks and registered trademarks of their respective owners.
Warning
Most of the features of this product have passed strict verification and are subject to change at any time without notice. If any malfunction occurs due to the future technical changes made by the respective component manufacturers, Iwill assumes no responsibility or liability for it.
Contents
CHAPTER 0 ................................................................................................. 5 OVERVIEW ................................................................................................. 5 0.1 FEATURES .............................................................................................. 5 0.2 ENVIRONMENT REQUIREMENTS............................................................... 7 0.3 MOTHERBOARD COMPONENTS PLACEMENT............................................. 8 0.4 BACK PANEL CONNECTORS................................................................... 10 0.5 FORM FACTOR ...................................................................................... 11 CHAPTER 1 ............................................................................................... 13 QUICK INSTALLATION .......................................................................... 13 CHAPTER 2 ............................................................................................... 17 HARDWARE INSTALLATION ................................................................ 17 2.1 PREPARATION AND INSPECTION ............................................................. 17 2.2 UNPACK THE BD100............................................................................. 17 2.3 INSTALLATION PROCEDURES .................................................................. 17 CHAPTER 3 ............................................................................................... 25 SYSTEM BIOS SETUP.............................................................................. 25 3.1 INTRODUCTION..................................................................................... 25 3.2 MAIN MENU ......................................................................................... 26 3.3 STANDARD CMOS SETUP ............................................................... 27 3.4 BIOS FEATURES SETUP ................................................................... 30 3.5 CHIPSET FEATURES SETUP ............................................................ 33 3.6 POWER MANEGEMENT SETUP ...................................................... 36 3.7 PNP/ PCI CONFIGURATION ............................................................. 39 3.8 INTEGRATED PERIPHERALS .......................................................... 40 3.9 LOAD SETUP DEFAULTS ................................................................. 43 3.10 SUPERVISOR / USER PASSWORD SETTING ................................ 43 3.11 IDE HDD AUTODETECTION.......................................................... 43 3.12 SAVE & EXIT SETUP....................................................................... 43 3.13 EXIT WITHOUT SAVING................................................................ 43
3
Chapter 0 Overview
Thank you for purchasing Iwill BD100 motherboard This operation manual will instruct you how to configure and install the system properly. It contains an overview about the engineering design and features of this product. Also, this manual provides useful information for later on upgrade or configuration change. Keep this for your future need.
0.1 Features
0.1.1 Processor
Single Pentium II processor support Supports 100 MHz and 66 MHz bus speed Supports all published Pentium II processor voltages S.E.C. (Single Edge Contact) cartridge Slot 1 connector Easy-jumper to set the processor speed from 233 MHz to 500 MHz
0.1.7 Manageability
Hottek HT 82H791 System Hardware Monitor Wake on LAN header for use with add-in network interface cards (NICs)
1
5VSB
IR
WOL 3
GND LID-ON
1 GNT# GND
3
Tmp2
SB-LINK
LPT S2
S1
USB
DIMM0~3 Tmp 3 1 1 1
FDC
1 3
IDE1
J43 FAN3
PWR ON
IDE0
SENSE
+12V GND 1
CPU 233MHz Reset GND RST 10 20 Buzz NC GND VCC SPKR KL PLED ALED 1 11 Anode+ NC CathodeKeylock GND 500MHz 2--3:Clear CMOS CathodeAnode+ 3 1--2:Normal JP1 1 JP3 350 400 450 500 RS0 RS1 350MHz 400MHz 450MHz 300MHz 333MHz 266MHz
2nd Cap RS0 ON RS0 ON RS0 ON RS0 ON none none none none
Location J3 J5--J8 J11 J12--J16 J21--J22 J28 J29 J30 J31 J32 J33 J34 J35 J35 J37 J39 J40 J41 J42 J43
ScreenPrinting Slot1 DIMM0--3 AGP PCI1--5 J21,J22 IDE 0 IDE 1 FDC S1 S2 LPT USB MS KB PWR FAN1 FAN2 FAN3 PWR ON J43
Description Processor Slot 1 connector 168-pin DIMM Sockets A.G.P. connector PCI expansion slots ISA expansion slots Primary IDE connector Secondary IDE connector Floppy drive connector Serial 1 connector Serial 2 connector Parallel connector Two USB connectors PS/2 mouse connector PS/2 keyboard connector Standard ATX power connector Processor fan header System fan header System fan header Remote power on/off header Front panel I/O header
ALED (pins 5--6): IDE LED header RST (pins 9--10): Reset Switch header PLED (pins 11--13): Power LED header KL (pins 14--15): Keylock switch header SPKR (pins 17--20): Speaker header J44 J45 J46 J49 J50 J51 JP1 JP3 JP5 SB-LINK IR WOL Tmp1 Tmp2 Tmp3 CLRTC JP3 JP5 Creative SB-LINK header IR (infrared) connector Wake On LAN header 1st temperature sensor 2nd temperature sensor 3rdt temperature sensor Jumper for clearing CMOS Jumper for processor frequency selection Jumper for PCI devices compatibility
10
0.156 inch 1.612 Pin 1 ISA to P i n 1 P C I 0.768 Pin 1 AGP to Pin 1 PCI Mounting Holes
H I J K L
A: 0.400 inch B: 1.000 inch C: 1.300 inch D: 1.625 inch E: 2.627 inch F: 6.500 inch G: 7.086 inch
H: 0.150 inch I: 0.650 inch J: 5.550 inch K: 11.750 inch L: 12.000 inch
11
12
13
14
15
16
17
First, screw the main body of Slot 1 retention mechanism to the motherboard then insert the processor cartridge along the retention mechanism in vertical direction. A click sound will be heard while the processor is located right in position. Finally, attach the coolers power cable to the processor fan header on the motherboard. Signal of FAN1 header (processor fan header) Pin 1 Pin 2 Pin 3 Ground +12 V SENSE
Note 1. Processor cooler is always required to prevent over-heat. Note 2. The second-level cache is located on the substrate of the S.E.C. cartridge. The cache size and cacheable memory size are dependent on the processor used.
Note: This jumper is able to provide more powerful functions, which are reserved for technicians special testing purpose only. DO NOT use these functions unless you are an experienced user and you are willing to take your risk. 350 OFF ON ON ON OFF OFF OFF OFF OFF ON 400 OFF OFF ON OFF ON OFF OFF OFF ON OFF 450 OFF ON OFF OFF OFF ON OFF ON OFF OFF 500 OFF OFF OFF OFF OFF OFF ON ON ON ON Multiplier x2 x 2.5 x3 x 3.5 x4 x 4.5 x5 x 5.5 x6 x 6.5 18 RS0 OFF ON OFF ON RS1 OFF OFF ON ON External Clock 100 MHz 66 MHz Reserved Reserved
Note 1. In order to reduce the loading, the total memory chip count installed on the system should not exceed 72 unless the Registered DIMMs are used.
Note 2. The Serial Presence Detect (SPD) information is highly recommended on all 100 MHz DIMMs for this motherboard. This function is implemented using an EEPROM component on the memory module. The nonvolatile storage device contains data programmed by the DIMM manufacturer that identifies the module type and various SDRAM organization and timing parameters. A warning message will be prompted if any DIMMs installed on this motherboard has no SPD EEPROM. In this case, the system might fail to be stable without correct timing parameters.
19
20
The motherboard has two USB ports; any USB peripheral can be connected to either port. For more than two USB devices, an external hub can be connected to either port.
21
S The 2-pin IDE LED header is located on pins 5--6 (marked as ALED) of the front panel connector. It can be connected to an LED on the chassis, which will light up when IDE devices is working.
Signal of ALED header Pin 5 Pin 6 Anode (+) Cathode (-)
2.3.14.2 RESET header (RST) The 2-pin reset header is located on pins 9--10 (marked as RST) of the front panel connector. It can be connected to a momentary type switch that is normally open. When the switch is close, the system will reset. Signal of RST header Pin 9 Pin 10 RESET Ground
2.3.14.3 Power LED header (PLED) The 3-pin power LED header is located on pins 11--13 (marked as PLED) of the front panel. The power LED can be connected to a LED. When the computer is powered on, the LED will be lighted up. Signal of PLED header Pin 11 Pin 12 Pin 13 Anode (+) NC Cathode (-)
22
2.3.14.4 KEYLOCK header (KL) The 2-pin keylock header is located on pins 14--15 (marked as KL) of the front panel. The keylock header can be connected to a switch on the chassis. When the switch is close, keyboard function will be disabled temporarily until the switch is open. Signal of KL header Pin 14 Pin 15 KEYLOCK Ground
2.3.14.5 SPEAKER header (SPKR) The 4-pin speaker header is located on pins 17--20 (marked as SPKR) of the front panel connector. The speaker provides error beep code information during the POST in the event that the computer can not use the video interface. Signal of SPKR header Pin 17 Pin 18 Pin 19 Pin 20 VCC Ground NC BUZZ
23
24
25
NOTE
Generally, the BIOS default settings have been carefully chosen by the system manufacturer to provide the absolute maximum performance and reliability. It is very dangerous to change any setting without full understanding. We strongly recommend that DO NOT update your BIOS if the system works perfect. DO NOT change any setting unless you fully understand what it means. If the system does not work smoothly after changing the BIOS setting, follow the procedures described before to enter setup program then load the default to the original manufacturer default setting. If the system is no longer able to boot after changing the setting, the only way to recover it is to clear the data stored in RTC CMOS. To reset the RTC CMOS data, you need to change the jumper cap of JP1 from 1-2 close to 2-3 close, then set to default 1-2 close again. After that, you should get into BIOS setup program and choose LOAD SETUP DEFAULTS to get original manufacturer default setting in your CMOS.
26
BIOS FEATURES SETUP Specifies advanced features available through the BIOS CHIPSET FEATURES SETUP Specifies advanced features available through the chipset POWER MANAGEMENT SETUP Specifies power management features PNP /PCI CONFIGURATION Specifies Plug and Play and PCI features INTEGRATED PERIPHERALS Specifies on-board controller features LOAD SETUP DEFAULTS Load the manufacturer default setting into CMOS SUPERVISOR / USER PASSWORD Specifies passwords IDE HDD AUTO DETECTION Auto-detect the parameters of IDE disks SAVE & EXIT SETUP Save current value to CMOS and exit setup EXIT WITHOUT SAVING Abandon all changes and exit setup
3.3.1 Date
This field specifies the current date. The date format is <day>, <month>, <date>, and <year>.
3.3.2 Time
This field specifies the current time. The time format is <hour>, <minute>, and <second>. time is calculated based on the 24-hour military-time clock. The
27
to User, the number of Cylinders, Heads, and Sectors can be modified. Options 1 45 User Auto None 3.3.3.2 Cylinders If device TYPE is set to Auto, this field reports the number of cylinders for your hard disk and can not be modified. If the TYPE is set to User, you must type the correct number of cylinders for your hard disk. 3.3.3.3 Heads If device TYPE is set to Auto, this field reports the number of heads for your hard disk and can not be modified. If the TYPE is set to User, you must type the correct number of heads for your hard disk. 3.3.3.4 Sectors If device TYPE is set to Auto, this field reports the number of sectors for your hard disk and can not be modified. If the TYPE is set to User, you must type the correct number of sectors for your hard disk. 3.3.3.5 MODE This field specifies the IDE translation mode. Options NORMAL LARGE LBA AUTO Description Specifies traditional CHS addressing mode Specifies extended CHS translation mode Specifies LBA translation mode BIOS specifies translation method automatically Description Specifies pre-defined disk drive type Specifies disk drive type by user BIOS automatically fills in the values for the cylinders, heads and sectors fields No disk drive attached
28
3.3.6 Video
This field specifies the type of the graphics adapters used for the primary system monitor. Options EGA/VGA CGA 40 CGA 80 MONO Description Specifies EGA or VGA adapter Specifies CGA adapter with 40 column mode Specifies CGA adapter with 80 column Specifies Monochrome adapter
3.3.7 Halt On
This field specifies the failure event, which should halt the system if occurred. Options All Errors No Errors All, But Keyboard All, But Diskette All, But Disk/Key Description When the BIOS detects a non-fatal error, the system will stop and you will be prompted The system will not stop for any error that may be detected The system will stop for any errors except keyboard error The system will stop for any errors except diskette error The system will stop for any errors except diskette and keyboard errors
29
30
31
32
33
engineering knowledge is needed while handling it. Options Enabled (*) Disabled
34
35
3.5.17 Current System Temp. Current CPUFAN1 / CPUFAN2 / SysFAN3 Speed VCORE1 / VCORE2 / VCC3 / VCC / -5V / +12V / -12V
These fields display the information about the system hardware monitoring.
36
37
38
39
3.7.5.1 Used MEM Length This field is available only when the Used MEM base addr field has been assigned to a base address. It specifies the memory size for the add-in card used. Options 8K (*) / 16K / 32K / 64K
40
3.8.2 IDE Primary Master / Slave PIO IDE Secondary Master / Slave PIO
These fields configure the PIO (Programmable Input Output) transfer mode for IDE controller. The maximum transfer rate of each PIO mode are listing as follow: Maximum transfer rate PIO Mode 0 PIO Mode 1 PIO Mode 2 PIO Mode 3 PIO Mode 4 Options Auto (*) Mode 0 Mode 1 Mode 2 Mode 3 Mode 4 3.3 MB/sec 5.2 MB/sec 8.3 MB/sec 11 MB/sec 16.6 MB/sec Description The BIOS negotiates with device automatically Use Mode 0 timing to access device Use Mode 1 timing to access device Use Mode 2 timing to access device Use Mode 3 timing to access device Use Mode 4 timing to access device
3.8.3 IDE Primary Master / Slave Ultra DMA IDE Secondary Master / Slave Ultra DMA
When selected Auto, the IDE controller will use Ultra DMA 33 Mode to access device if the device supports it. The maximum transfer rate of Ultra DMA 33 Mode is 33.3 MB/sec. Options Auto (*) Disabled
41
3.8.9.1 ECP Mode Use DMA When the Parallel Port Mode field is configured as ECP, ECP+EPP mode, it need a DMA channel for data transfer. This field specifies the DMA channel for ECP parallel port use. Options 1 3 (*) Description Use DMA channel 1 Use DMA channel 3
42
3.8.9.2 EPP Mode Select When the Parallel Port Mode field is configured as EPP, ECP+EPP mode, the EPP version can be specified by this field. Options EPP1.7 EPP1.9 (*) Description Use EPP 1.7 protocol Use EPP 1.9 protocol
43