Ec II Lab Manual

Powered to www.technoscriptz.
com
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
IV SEMESTER - ECE B
EC2257 ELECTRONIC CIRCUITS II AND SIMULATION LAB

Cycle I

1. Current Series feedback amplifier: Frequency response, Input and output impedance
calculation
2. Voltage Shunt feedback amplifier: Frequency response, Input and output impedance
calculation
3. RC Phase shift oscillator
4. Hartley Oscillator
5. Colpitts Oscillator
6. CMOS Inverter, NAND and NOR using PSPICE
7. Active filter: Butterworth II order LPF using PSPICE
8. Differential amplifier using PSPICE

Cycle II
9. Frequency Response of Single Tuned Amplifier
10. Astable multivibrator
11. Monostable multivibrator
12. Bistable multivibrator
13. Wave Shaping Circuits (Integrator, Differentiator, Clippers and Clampers)
14. D/A converter using PSPICE
15. Astable multivibrator using PSPICE
16. Monostable multivibrator using PSPICE

2
Expt No: 1 CURRENT-SERIES FEEDBACK AMPLIFIER

Aim:
To design and test the current-series feedback amplifier and to calculate the
following parameters with and without feedback.
1. Mid band gain.
2. Bandwidth and cut-off frequencies.
3. Input and output impedance.

Components & Equipment required:

Sl. No. Components / Equipment
Range /
Specifications
Quantity
1 Power supply (0-30)V 1
2 Function generator (0-20M)Hz 1
3 CRO 1
4 Transistor BC107 1
5 Resistors
6 Capacitors
7 Connecting wires Accordingly

Circuit diagram:
(i) Without feedback:

0
C
in

C
E

R
E

C
out

R
1

R
2

R
C

R
L

BC107 B
C
E
Vin=50mV
Vcc = +12V
CRO
f=(1-3M)Hz

3
(ii) With feedback:

0
C
in

R
E

C
out

R
1

R
2

R
C

R
L

BC107 B
C
E
Vin=50mV
Vcc = +12V
f=(1-3M)Hz
CRO

Theory:

The current series feedback amplifier is characterized by having shunt sampling
and series mixing. In amplifiers, there is a sampling network, which samples the output
and gives to the feedback network. The feedback signal is mixed with input signal by
either shunt or series mixing technique. Due to shunt sampling the output resistance
increases by a factor of D and the input resistance is also increased by the same factor
due to series mixing. This is basically transconductance amplifier. Its input is voltage
which is amplified as current.

Design:

V
CC
= 12V; I
C
= 1mA; f
L
= 50Hz; S = 2; R
L
= 4.7KO; h
fe
=
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
= Vcc/2 (transistor Active) =
V
E
= I
E
R
E
= Vcc/10
Applying KVL to output loop, we get
V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

4
R
C
=
Since I
B
is very small when compare with I
C
,
I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E
= 2
R
B
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
X
Ci
= Z
i
/ 10 = (h
ie
|| R
B
) / 10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= (R
C
|| R
L
)/10 =
C
o
= 1 / (2tf X
Co
) =
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =

(ii) With feedback (Remove the Emitter Capacitor, C
E
):

Feedback factor, | = -R
E
=
G
m
= -h
fe
/ (h
ie
+ R
E
) =
Desensitivity factor, D = 1 + | G
m
=
Transconductance with feedback, G
mf
= G
m
/ D =
Input impedance with feedback, Z
if
= Z
i
D
Output impedance with feedback, Z
0f
= Z
0
D

Procedure:

1. Connect the circuit as per the circuit diagram.
2. Keeping the input voltage constant, vary the frequency from 50Hz to 3MHz in
regular steps and note down the corresponding output voltage.
3. Plot the graph: Gain (dB) Vs Frequency
4. Calculate the bandwidth from the graph.
5. Calculate the input and output impedance.
6. Remove Emitter Capacitance, and follow the same procedures (1 to 5).

5
Tabular column:

Vi =
Sl. No
Frequency
(Hz)
Output Voltage
(V
0
) (volts)
Gain = V
0
/V
i

Gain = 20 log(V
0
/V
i
)
(dB)

(ii) With feedback:
Vi =
Sl. No
Frequency
(Hz)
Output Voltage
(V
0
) (volts)
Gain = V
0
/V
i

Gain = 20 log(V
0
/V
i
)
(dB)

Model graph: (frequency response)

Gain in dB

Without feedback

With feedback

Frequency in Hz

Result:
Thus the current series feedback amplifier is designed and constructed and the
following parameters are calculated.

Theoretical Practical
With feedback Without feedback With feedback Without feedback
Input
impedance

Output
impedance

Gain
(midband)

Bandwidth

6
Expt. No. 2 VOLTAGE SHUNT FEEDBACK AMPLIFIER

Aim:
To design and test the voltage-shunt feedback amplifier and to calculate the
following parameters with and without feedback.
1. Mid band gain.
2. Bandwidth and cut-off frequencies.
3. Input and output impedance.


Range /
Specifications
Quantity
3 CRO 1
5 Resistors
6 Capacitors
7 Connecting wires

Circuit Diagram:
(i) Without Feedback:

0
C
in

C
E

R
E

C
out

R
1

R
2

R
C

BC107 B
C
E
Vin=50mV
Vcc = +12V
f=(1-3M)Hz
CRO

7
(ii) With Feedback:

0
C
E

Cout Rf
R
2

R
C
R
1

Vin=50mV
BC107
B
C
E
Cin
Cf
R
E

Vcc = +12V
CRO

f=(1-3M)Hz

Theory:

In voltage shunt feedback amplifier, the feedback signal voltage is given to
the base of the transistor in shunt through the base resistor R
B
. This shunt connection
tends to decrease the input resistance and the voltage feedback tends to decrease the
output resistance. In the circuit R
B
appears directly across the input base terminal and
output collector terminal. A part of output is feedback to input through R
B
and increase in
I
C
decreases I
B
. Thus negative feedback exists in the circuit. So this circuit is also called
voltage feedback bias circuit. This feedback amplifier is known an transresistance
amplifier. It amplifies the input current to required voltage levels. The feedback path
consists of a resistor and a capacitor.

Design
V
CC
= 12V; I
C
= 1mA; A
V
= 30; R
f
= 2.5KO; S = 2; h
fe
= ; |=1/ R
f
= 0.0004
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
V
E
= I
E
R
E
= Vcc/10 =

8
Applying KVL to output loop, we get V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

R
C
=
Since I
B
C
, I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E

R
B
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
(ii) With feedback:

R
O
= R
C
|| R
f
=
R
i
= (R
B
|| h
ie
) R
f
=
R
m
= -(h
fe
(R
B
|| R
f
) (R
C
|| R
f
)) / ((R
B
|| R
f
) + h
ie
) =
Desensitivity factor, D = 1 + | R
m

R
if
= R
i
/ D =
R
of
= R
o
/ D =
R
mf
= R
m
/ D =
X
Ci
= R
if
/10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= R
of
/10 =
C
o
= 1 / (2tf X
Co
) =
R
E
= R
E
|| ((R
B
+ h
ie
) / (1+h
fe
))
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =
X
Cf
= R
f
/10
C
f
= 1 / (2tf X
Cf
) =
Procedure:

2. Keeping the input voltage constant, vary the frequency from 50Hz to 3MHz in

9
4. Calculate the bandwidth from the graph.
5. Calculate the input and output impedance.
6. Remove Emitter Capacitance, and follow the same procedures (1 to 5).

Tabular Column:

Vi = 10 mV
Frequency V
0

(volts)
Gain = V
0
/V
i
Gain (dB) = 20 log(V
0
/V
i
)

(ii) With Feedback:
Vi = 10 mV
Frequency V
0

(volts)
Gain = V
0
/V
i
Gain (dB) = 20 log(V
0
/V
i
)

Model graph: (frequency response)

Gain in dB

Without feedback

With feedback

Frequency in Hz

Result:
Thus the current series feedback amplifier is designed and constructed and the
following parameters are calculated.
With feedback Without feedback With feedback Without feedback
Input
impedance

Output
impedance

Gain
(midband)

Bandwidth

10
Expt. No. 3 RC PHASE SHIFT OSCILLATOR

Aim:
To design and construct a RC phase shift oscillator for the given frequency (f
0
).


Range /
Specifications
Quantity
3 CRO 1
5 Resistors
6 Capacitors

Circuit Diagram:

0
0
R2
CE
C
BC107
B
C
E
C C
Cin
Cout
R R
RE
R1
R
RL
RC
Vcc = +12V
CRO

11
Theory:

In the RC phase shift oscillator, the required phase shift of 180 in the feedback
loop from the output to input is obtained by using R and C components, instead of tank
circuit. Here a common emitter amplifier is used in forward path followed by three
sections of RC phase network in the reverse path with the output of the last section being
returned to the input of the amplifier. The phase shift is given by each RC section
=tan1 (1/rc). In practice R-value is adjusted such that becomes 60. If the value
of R and C are chosen such that the given frequency for the phase shift of each RC
section is 60. Therefore at a specific frequency the total phase shift from base to
transistors around circuit and back to base is exactly 360 or 0. Thus the Barkhausen
criterion for oscillation is satisfied

Design:

V
CC
= 12V; I
C
= 1mA; C = 0.01F; f
o
= ; S = 2; h
fe
=
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
V
E
= I
E
R
E
= Vcc/10
V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

R
C
=
Since I
B
C
,
I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E
= 2
R
B
=
V
B
= V
BE
+ V
E
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
Gain formula is given by,
A
V
=
ie
Leff fe
h
R h
(A
v
= -29, design given)
Effective load resistance is given by, R
leff
= Rc || R
L

R
L
=

12
X
Ci
= {[h
ie
+(1+h
fe
)R
E
]

|| R
B
}/10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= R
leff
/10 =
C
o
= 1 / (2tf X
Co
) =
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =

Feedback Network:

f
0
= ; C = 0.01f;
f
o
=
RC 6 2
1
t

R =

Procedure:

1. Connections are made as per the circuit diagram.
2. Switch on the power supply and observe the output on the CRO (sine wave).
3. Note down the practical frequency and compare with its theoretical frequency.

Model Graph:

Vout (Voltage)

Time(ms)

Result:

Thus RC phase shift oscillator is designed and constructed and the output sine
wave frequency is calculated as

Frequency

13
Expt. No.4 HARTELY OSCILLATOR

Aim:
To design and construct the given oscillator for the given frequency (f
O
).

Range /
Specifications
Quantity
3 CRO 1
5 Resistors
6 Capacitors
7 DIB
8 DCB

Circuit Diagram:

0
0
Cin
C
E

R
E

Cout
R
1

C
R
2

R
C

R
L

BC107
B
C
E
L
1
L
2

Vcc = +12V
CRO

14
Theory:

Hartley oscillator is a type of sine wave generator. The oscillator derives its
initial output from the noise signals present in the circuit. After considerable time, it
gains strength and thereby producing sustained oscillations. Hartley Oscillator have two
major parts namely amplifier part and feedback part. The amplifier part has a typically
CE amplifier with voltage divider bias. In the feedback path, there is a LCL network.
The feedback network generally provides a fraction of output as feedback.

Design:

V
CC
= 12V; I
C
= 1mA; f
o
= ; S = 2; h
fe
=
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
V
E
= I
E
R
E
= Vcc/10
V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

R
C
=
Since I
B
C
, I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E
= 2
R
B
=
V
B
= V
BE
+ V
E
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
A
V
=
ie
Leff fe
h
R h
(A
v
leff
= Rc || R
L

R
L
=
X
Ci
= {[h
ie
+(1+h
fe
)R
E
]

|| R
B
}/10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= R
leff
/10 =

15
C
o
= 1 / (2tf X
Co
) =
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =

Feedback Network:

f
0
= ; L
1
= 1mH; L
2
= 10mH
A =
|
1
=
2
1
L
L

f =
( )C L L 2
1
2 1
+ t

C =

Procedure:

2. Switch on the power supply and observe the output on the CRO (sine wave).

Model Graph:

Vout (Voltage)

Time(ms)

Result:
Thus Hartley oscillator is designed and constructed and the output sine wave
frequency is calculated as

Frequency

16
Expt. No.5 COLPITTS OSCILLATOR

Aim: To design and construct the given oscillator at the given operating frequency.

Equipments required:

Range /
Specifications
Quantity
3 CRO 1
5 Resistors
6 Capacitors
7 DIB
8 DCB
9 Connecting wires

Circuit Diagram:

0
0
Cin
C
E

R
E

Cout
R
1

R
2

R
C

R
L

BC107
B
C
E
C
1
C
2

Vcc =
+12V
L
CRO

17
Theory:

A Colpitts oscillator is the electrical dual of a Hartley oscillator. In the Colpitts
circuit, two capacitors and one inductor determine the frequency of oscillation. The
oscillator derives its initial output from the noise signals present in the circuit. After
considerable time, it gains strength and thereby producing sustained oscillations. It has
two major parts namely amplifier part and feedback part. The amplifier part has a
typically CE amplifier with voltage divider bias. In the feedback path, there is a CLC
network. The feedback network generally provides a fraction of output as feedback.

Design:

V
CC
= 12V; I
C
= 1mA; f
o
= ; S = 2; h
fe
=
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
V
E
= I
E
R
E
= Vcc/10
V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

R
C
=
Since I
B
C
, I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E
= 2
R
B
=
V
B
= V
BE
+ V
E
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
A
V
=
ie
Leff fe
h
R h
(A
v
leff
= Rc || R
L

R
L
=
X
Ci
= {[h
ie
+(1+h
fe
)R
E
]

|| R
B
}/10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= R
leff
/10 =

18
C
o
= 1 / (2tf X
Co
) =
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =

Feedback Network:

f
0
= ; C
1
= ; C
2
=

A =
|
1
=
1
2
C
C

f =
t 2
1
2 1
2 1
C LC
C C +

L =

Procedure:
1. Rig up the circuit as per the circuit diagrams (both oscillators).
2. Switches on the power supply and observe the output on the CRO (sine wave).

Model Graph:

Vout (Voltage)

Time(ms)

Result:
Thus Colpitts oscillator is designed and constructed and the output sine wave
frequency is calculated as

Frequency

19
Expt. No. 6 CMOS Inverter, NAND and NOR using PSPICE

Aim:
To plot the transient characteristics of output voltage for the given CMOS inverter,
NAND and NOR from 0 to 80s in steps of 1s. To calculate the voltage gain, input
impedance and output impedance for the input voltage of 5V.

Parameter Table:
Parameters PMOS NMOS
L 1 1
W 20 5
VTO -2 2
KP 4.5E-4 2
CBD 5p 5p
CBS 2p 2p
RD 5 5
RS 2 2
RB 0 0
RG 0 0
RDS 1Meg 1Meg
CGSO 1p 1p
CGDO 1p 1p
CGBO 1p 1p

Circuit Diagram:

(i) Inverter:

Vin
VDD = +5V
Vout
Q2
G
D
S
RL = 100K
Q1
G
D
S
2
3
1
0

20
(ii) NAND

Vout
Vin1
Q1
G
D
S
Q2
G
D
S
Vin2
VDD = +5V
RL = 100K
Q4
G
D
S
Q3
G
D
S 1
3
2
4

(iii) NOR

VDD = +5V
Q2
G
D
S
RL = 100K
Vin2
Q1
G
D
S
Vout
Vin1
Q3
G
D
S
Q4
G
D
S
4
3
2
1

21
Theory:

(i) Inverter
CMOS is widely used in digital ICs because of their high speed, low power
dissipation and it can be operated at high voltages resulting in improved noise immunity.
The inverter consists of two MOSFETs. The source of p-channel device is connected to
+VDD and that of n-channel device is connected to ground. The gates of two devices are
connected as common input.

(ii) NAND
It consists of two p-channel MOSFETs connected in parallel and two n-channel
MOSFETs connected in series. P-channel MOSFET is ON when gate is negative and N-
channel MOSFET is ON when gate is positive. Thus when both input is low and when
either of input is low, the output is high.

(iii) NOR

It consists of two p-channel MOSFETs connected in series and two n-channel
MOSFETs connected in parallel. P-channel MOSFET is ON when gate is negative and
N-channel MOSFET is ON when gate is positive. Thus when both inputs are high and
when either of input is high, the output is low. When both the inputs are low, the output
is high.

Truth Table:

(i) Inverter
Input Output
0 1
1 0

(ii) NAND
V1 V2 Output
0 0 1
0 1 1
1 0 1
1 1 0

(iii) NOR

V1 V2 Output
0 0 1
0 1 0
1 0 0
1 1 0

22
Model Graph:
(i) Inverter

Voltage

Input Waveform
5V

time (s)
0 10 20 30 40 50 60 70 80

Output Waveform
5V

time (s)
0 10 20 30 40 50 60 70 80

(ii) NAND

Voltage

Input Waveform

time (s)
0 10 20 30 40 50 60 70 80

Output Waveform

time (s)
0 10 20 30 40 50 60 70 80

time (s)
0 10 20 30 40 50 60 70 80

23
(iii) NOR
Voltage

Input Waveform

time (s)
0 10 20 30 40 50 60 70 80

Output Waveform

0 10 20 30 40 50 60 70 80 time (s)

time (s)
0 10 20 30 40 50 60 70 80

Output:
(i) Inverter
Gain = V(2)/Vin =
Input Resistance at Vin =
Output Resistance at V(2) =

(ii) NAND
Gain = V(4)/Vin1 = V(4)/Vin2 =
Input Resistance at Vin1 =

(iii) NOR
Gain = V(4)/Vin1 = V(4)/Vin2 =

Result:
Thus the transient characteristics of output voltage for the given CMOS inverter,
NAND and NOR is plotted and the voltage gain, input impedance and output impedance
are calculated.

24
Expt. No.7 SECOND ORDER BUTTERWORTH - LOW PASS FILTER

Aim:

To design and implement the second order butterworth Low pass filter using
PSPICE.

Circuit Diagram:

-
+
LM741
2
3
4
6
7
1V
RL
10K
VIN
(100 - 10K)Hz
V+
RIN 1K RF 586 ohm
R2
1.59K
C2 0.1u
R1
1.59K
V-

C1 0.1u
1
0
3 5
0
2
6 VOUT

Theory:

A Low pass filter has a constant gain from 0 to f
H
. Hence the bandwidth of the
filter is f
H
. The range of frequency from 0 to f
H
is called pass band. The range of
frequencies beyond f
H
is completely attenuated and it is called as stop band.

Design:

f
H
= 1000H
Z
C1= C2 =0.1F R
IN
=1000O

f
H
= 1 / 2tRC

R = 1 / 2tCf
H

R = R
1
= R
2
= 1592O

25
Gain = 1.586

1.586 = 1 + (R
F
/ RIN)

R
F
= 586O

Model Graph:

Gain (dB)

3dB

Frequency (H
Z
)
f
H

Result:

Thus Low pass filter is designed and implemented using PSPICE.

26
Expt. No.8 DIFFERENTIAL AMPLIFIER

Aim:

To implement the differential amplifier using PSPICE.

Circuit Diagram:

V+
R2 10K
VIN
2
-
+
LM741
2
3
4
6
7
V-
VIN
1
RIN 10K
RF 10K
RCOMP
10K
Vout
6
1 2
3 5

Theory:

A differential amplifier amplifies the difference between two voltages V
1
and V
2
.
The output of the differential amplifier is dependent on the difference between two
signals and the common mode signal since it finds the difference between two inputs it
can be used as a subtractor. The output of differential amplifier is

R
F

V
O
= (V
2
V
1
)
R
1

27
Model Graph:

Voltage

V1
time

V2

time

V3

time

Calculation:

V1 = 5V V2 = 10V

R
F
10K
V
O
= (V
2
V
1
) = (10 5)
R
1
10K

V
O
= 5V

Output:

V
O
= 5V

Result:
Thus a differential amplifier is implemented using operational amplifier.

28
Expt. No.9 FREQUENCY RESPONSE OF SINGLE TUNED AMPLIFIER

Aim:
To design and construct a single tuned amplifier and to plot the frequency
response.

Equipment Required:

Range /
Specifications
Quantity
3 CRO 1
5 Resistors
6 Capacitors
7 DIB
8 DCB
9 Connecting wires

Circuit Diagram:

BC107
B
C
E
R1
RL
V=50mV
f=(1-3M)Hz
R2
Cin
C
RE
L
CE
Cout
VCC = +10V
CRO

29
Design:
V
CC
= 12V; I
C
= 1mA; f
o
= ; S = 2; h
fe
=
Q = 5; L = 1mH
r
e
= 26mV / I
C
= 26O;
h
ie
= h
fe
r
e
=
V
CE
V
E
= I
E
R
E
= Vcc/10
V
CC
= I
C
R
C
+ V
CE
+ I
E
R
E

R
C
=
Since I
B
C
, I
C
~ I
E

R
E
= V
E
/ I
E
=
S = 1+ R
B
/ R
E
= 2
R
B
=
V
B
= V
BE
+ V
E
=
V
B
= V
CC
R
2
/ (R
1
+ R
2
)
R
B
= R
1
|| R
2

R
1
= R
2
=
R
L
=
X
Ci
= {[h
ie
+(1+h
fe
)R
E
]

|| R
B
}/10 =
C
i
= 1 / (2tf X
Ci
) =
X
co
= (R
C
||R
L
) /10 =
C
o
= 1 / (2tf X
Co
) =
X
CE
= R
E
/10 =
C
E
= 1 / (2tf X
CE
) =

Q = R
L
/ e L

R
L
=

f
0
=
LC t 2
1

C =

30
Procedure:
2. Set Vi = 50 mV (say), using the signal generator.
3. Keeping the input voltage constant, vary the frequency from 0Hz to3MHz in

Tabular Column:

Vi = 50 mV
Frequency V
0
(volts) Gain (dB) = 20 log(V
0
/V
i
)

Model Graph: (Frequency Response)

Result:
Thus single tuned amplifier is designed and constructed for the given
operating frequency and the frequency response is plotted.

GAIN
(dB)
fc
FREQUENCY
|A|
(dB)

31
Expt. No.10 ASTABLE MULTIVIBRATOR

Aim:

To design and construct an astable multivibrator using transistor and to plot the
output waveform.

Components / Equipments Required:

Sl. No. Item name
Range /
Specification
Quantity
2 Resistors 4.9KO, 1.6MO 2 each
3 Capacitors 0.45nF 2
4 CRO (0-20M)Hz 1
5 Power Supply (0-30)V 1
6 Connecting Wires Accordingly

Circuit Diagram:

0
BC107
B
C
E
BC107
B
C
E
R
C

R
R
C

R
C
C
Vcc = +12V
Vo1
Vo2
1.5MO 1.5MO 5.9KO 5.9KO
0.48nF
0.48nF

32
Theory:

Astable multivibrator is also known as free running multivibrator. It is
rectangular wave shaping circuit having non-stable states. This circuit does not need an
external trigger to change state. It consists of two similar NPN transistors. They are
capacitor coupled. It has 2 quasi-stable states. It switches between the two states without
any applications of input trigger pulses. Thus it produces a square wave output without
any input trigger. The time period of the output square wave is given by, T = 1.38RC.

Design Procedure:

V
CC
= 10V; I
C
= 2mA; V
CE
(sat) = 0.2V; f = 1KHz; h
fe
=

V
CC
- V
CE
(sat) 12 0.2
R
C
= = = 5.9KO
I
C
0.002

R s h
fe
R
C
= 315 * 5.9 * 10
3
= 1.85MO

R = 1.5MO

T = 1.38RC

C = T / (1.38R) = (1 * 10
-3
) / (1.38 * 1.5 * 10
6
)= 0.48nF

Procedure:

2. Switch on the power supply.
3. Note down the output T
ON
, T
OFF
and output voltage from CRO.
4. Plot the output waveform in the graph.

Tabular Column:

Amplitude
(in volts)
T
ON

(ms)
T
OFF

(ms)
Frequency
(in Hz)
Vo1
Vo2

33
Model Graph:

Vo1 (Volts)

Time (ms)

Vo2 (Volts)

Time (ms)

RESULT:

Thus the astable multivibrator is designed and constructed using transistor and its
output waveform is plotted.

34
Expt. No.11 MONOSTABLE MULTIVIBRATOR

Aim:
To design and construct monostable multivibrator using transistor and to plot the
output waveform.


Sl. No. Item name Range / Specification Quantity
4 CRO (0-20M)Hz 1

Circuit Diagram:

BC107
B
C
E
BC107
B
C
E
D1
1N4007
VCC = +12V
C
1.28nF
R1 10K
VBB = -2V
RC
5.9K
R2
100K
C1
25nF
R
1.13MO
RC
5.9K
Vo1
Vo2
0

35
Theory:

Monostable multivibrator has two states which are (i) quasi-stable state and (ii)
stable state. When a trigger input is given to the monostable multivibrator, it switches
between two states. It has resistor coupling with one transistor. The other transistor has
capacitive coupling. The capacitor is used to increase the speed of switching. The
resistor R2 is used to provide negative voltage to the base so that Q1 is OFF and Q2 is
ON. Thus an output square wave is obtained from monostable multivibrator.

Design Procedure:

V
CC
= 12V; V
BB
= -2V; I
C
= 2mA; V
CE
(sat) = 0.2V; f = 1KHz; h
fe
=

V
CC
- V
CE
(sat) 12 0.2
R
C
= = = 5.9KO
I
C
0.002

I
B2
(min) = I
C2
/ h
fe
=
Select I
B2
> I
B2
(min)
I
B2
=

V
CC
V
BE
(sat)
R = =
I
B2

T = 0.69RC
C = T / 0.69R =

-V
BB
R
1
V
CE
(sat) R
2

V
B1
= +
R
1
+ R
2
R
1
+ R
2

V
BB
R
1
V
CE
(sat) R
2

= (since, V
B1
is very less)
R
1
+ R
2
R
1
+ R
2

V
BB
R
1
= V
CE
(sat) R
2
R
2
=10R
1
(since, V
BB
= 2V and V
CE
(sat) = 0.2V)
Let R
1
= 10KO, then R
2
= 100KO
Choose C
1
= 25pF.

Procedure:

2. Switch on the power supply.

36
3. Observe the output at collector terminals.
4. Trigger Monostable with pulse and note down the output T
ON
, T
OFF
and voltage
from CRO.
5. Plot the waveform in the graph.

Tabular Column:

Width
(ms)
Input Output
T
ON

(ms)
T
OFF
(ms)
Voltage
(Volts)
T
ON

(ms)
T
OFF
(ms)
Voltage
(Volts)

Model Graph:

Vo1 (Volts)

Time (ms)

Vo2 (Volts)

Time (ms)

Result:

Thus the monostable multivibrator is designed and constructed using transistor
and its output waveform is plotted.

37
Expt. No.12 BISTABLE MULTIVIBRATOR

Aim:

To design a bistable multivibrator and to plot its output waveform.


Sl. No. Item name Range / Specification Quantity
4 CRO (0-20M)Hz 1

Circuit Diagram:

0
R
C

BC107
B
C
E
BC107
B
C
E
C C
R
C

R2
R1
R2
R1
D1 1N4007 D2 1N4007
V
CC
= +10V
Vo1 Vo2
V
BB
=-2V
Pulse Trigger
(VT < VCC)
1.8MO
1.8MO
10KO
10KO
50pF 50pF
5.9KO 5.9KO

38
Theory:

The bistable multivibrator has two stable states. The multivibrator can exist
indefinitely in either of the twostable states. It requires an external trigger pulse to
change from one stable state to another. The circuit remains in one stable state until an
external trigger pulse is applied. The bistable multivibrator is used for the performance
of many digital operations such as counting and storing of binary information. The
multivibrator also finds an applications in generation and pulse type waveform.

Design:

V
CC
=12V; V
BB
= -12V; I
C
= 2mA; V
CE
(sat) = 0.2V; V
BE
(sat) = 0.7V

V
CC
- V
CE
(sat) 12 0.2
R
C
= = = 5.9KO
I
C
0.002

R
2
s h
fe
R
C
= 315 * 5.9 * 10
3
= 1.85MO

R
2
= 1.8MO

Let R
1
= 10KO, C
1
= C
2
= 50pF

Procedure:

2. Set the input trigger using trigger pulse generator.
3. Note the output waveform from CRO and plot the graph.

Tabular Column:

Input
Voltage
(Volts)
Width
(ms)
Input Output
T
ON

(ms)
T
OFF
(ms)
Voltage
(Volts)
T
ON

(ms)
T
OFF
(ms)
Voltage
(Volts)

39
Model Graph:

Vo1 (Volts)

Time (ms)

Vo2 (Volts)

Time (ms)

Result:

Thus bistable multivibrator has been constructed and its output waveforms are
studied.

40
Expt. No. 13 WAVE SHAPING CIRCUITS
(Differentiator, Integrator, Clipper and Clamper)

Aim:
To design and implement different wave shaping circuits (Differentiator,
Integrator, Clipper and Clamper).


Range /
Specifications
Quantity
1 Function / Pulse generator (0 3M)Hz 1
2 CRO (0-20M)Hz 1
3 Resistor 1KO / 100KO 1
4 Capacitor 0.1F 1

Circuit Diagram:

(i) Differentiator:

0
0.1uF
1KO /
100KO
Vin=5V
CRO
R
C
f= 1KHz

(ii) Integrator:

0
1KO / 100KO
0.1uF
Vin=5V
CRO
f= 1KHz
R
C

41
(iii) Clipper:

(a) Series Positive Clipper:

0
Vin=5V R
1N4007
f=1KHz
D
10KO
CRO

(b) Shunt Positive Clipper:

0
Vin=5V
1N4007
R
f=1KHz
10KO
CRO
D

(c) Series Negative Clipper:

0
Vin=5V R
1N4007
f=1KHz
D
10KO
CRO

(d) Shunt Negative Clipper:

0
Vin=5V
1N4007
R
f=1KHz
10KO
CRO
D

42
(e) Positive Biased Series Positive Clipper:

0
Vin=5V
R
1N4007
2V
f=1KHz
D
10KO
CRO
VB

(f) Positive Biased Shunt Positive Clipper:

0
2V
Vin=5V
1N4007
R
f=1KHz
VB
CRO
10K
D

(g) Positive Biased Series Negative Clipper:

0
Vin=5V
R
1N4007
2V
f=1KHz
D
10KO
CRO
VB

43
(h) Positive Biased Shunt Negative Clipper:

0
2V
Vin=5V
1N4007
R
f=1KHz
VB
CRO
10K
D

(i) Negative Biased Series Positive Clipper:

0
Vin=5V
R
1N4007
2V
f=1KHz
D
10K CRO
VB

(j) Negative Biased Shunt Positive Clipper:

0
2V
Vin=5V
1N4007
R
f=1KHz
VB
CRO
10K
D

44
(k) Negative Biased Series Negative Clipper:

0
Vin=5V
R
1N4007
2V
f=1KHz
D
10K CRO
VB

(l) Negative Biased Shunt Negative Clipper:

0
2V
Vin=5V
1N4007
R
f=1KHz
VB
CRO
10K
D

(m) Combinational Clipper

0
Vin=5V
1N4007
R
2V
2V
1N4007
f=1KHz
CRO
10K
D
VB
VB
D

45
(iv) Clamper:

(a) Positive Clamper:

0
Vin=5V
1N4007
R
0.1uF
10K
f=1KHz
D
CRO
C

(b) Negative Clamper:

0
Vin=5V
1N4007
R
0.1uF
10K
f=1KHz
D
CRO
C

Theory:

(i) Differentiator:

The high pass RC network acts as a differentiator whose output voltage depends
upon the differential of input voltage. Its output voltage of the differentiator can be
expressed as,

d
Vout = Vin
dt

46
(ii) Integrator:

The low pass RC network acts as an integrator whose output voltage depends
upon the integration of input voltage. Its output voltage of the integrator can be
expressed as,

Vout = Vin dt

(iii) Clipper:

This circuit is basically a rectifier circuit, which clips the input waveform
according to the required specification. The diode acts as a clipper. There are several
clippers like positive clipper, negative clipper, etc. Depending upon the connection of
diode it can be classified as series and shunt.

(iv) Clamper:

The clamper circuit is a type of wave shaping circuit in which the DC level of the
input signal is altered. The DC voltage is varied accordingly and it is classified as
positive clamper or negative clamper accordingly.

Design:

(i) Differentiator:

f = 1KHz
t = RC = 1ms
If C = 0.1F
Then R = 10KO
For T << t, Choose R = 1KO and
For T >> t, Choose R = 100KO

(ii) Integrator:

f = 1KHz
t = RC = 1ms
If C = 0.1F
Then R = 10KO
For T << t, Choose R = 1KO and
For T >> t, Choose R = 100KO

Procedure:

2. Set Vin = 5V and f = 1KHz.
3. Observe the Output waveform and plot the graph.

47
Model Graph:

(i) Differentiator

Vin (Volts)

Time (ms)

Vout (Volts)

Time (ms)

Time (ms)

(ii) Integrator

Vin (Volts)

Time (ms)

Vout (Volts)

Time (ms)

Time (ms)

48
(iii) Clipper:

Vin (Volts)

Time (ms)

Vout (Volts)
Series Positive Clipper

Time (ms)

Shunt Positive Clipper

Time (ms)

Series Negative Clipper

Time (ms)

Shunt Negative Clipper

Time (ms)

Positive Biased Series Positive Clipper

2V
Time (ms)

49

Positive Biased Shunt Positive Clipper

2V
Time (ms)

Positive Biased Series Negative Clipper

2V
Time (ms)

Positive Biased Shunt Negative Clipper

2V
Time (ms)

Negative Biased Series Positive Clipper

Time (ms)
-2V

Negative Biased Shunt Positive Clipper

Time (ms)
-2V

Negative Biased Series Negative Clipper

Time (ms)
-2V

50

Negative Biased Shunt Negative Clipper

Time (ms)
-2V

Combinational Clipper

2V

Time (ms)
-2V

(iv) Clamper:

Positive Clamper:

Time (ms)

Negative Clamper:
Time (ms)

Result:

Thus different wave shaping circuits are studied and their output waveforms are
plotted.

51
EXPT NO.14 DIGITAL TO ANALOG CONVERTER
(R 2R LADDER TYPE)

Aim:

To construct a 8 bit digital to analog converter using R 2R ladder type.

Circuit Diagram:

10K
20K
V-
20K
-
+
LM741
4
5
8
6
7
10K 10K
V+
VOUT
20K
20K
20K
-10V
1
0
0 0 0
2 3
0
9

Theory:

A DAC accepts an n bit input word b1, b2, , bn in binary and produces an
analog signal that is proportional to the input. In this type of DAC, reference voltage is
applied to one switch and the other switches are grounded. It is easier to build and
number of bits can be expanded by adding more R 2R sections. The circuit slow down
due to stray capacitance.

Observation:

d1 (MSB) d2 d3 (LSB)
Output Voltage
V
O
(Volts)
0 0 0 0
0 0 1 1.25
0 1 0 2.5
0 1 1 3.75
1 0 0 5
1 0 1 6.25
1 1 0 7.5
1 1 1 8.75

52
Calculation:

Output Voltage, V
O
= V
R
(d
1
2
-1
+ d
2
2
-2
+ d
3
2
-3
)
For 100, V
O
= 5V

Output:

V
O
= 5V

Model Graph:

Voltage

5V

time

Result:
Thus R 2R ladder type digital to analog converter is implemented.

53
EXPT NO.15 ASTABLE MULTIVIBRATOR

Aim:
To plot the transient response of voltages at collector terminals of the two
transistors Q1 and Q2. Initial node voltages at collector and base are zero.

Circuit Diagram:

C2
0.9nF
Q1
BC107
B
C
E
R4
4.9K
R2
4.9K
R1
850K
VCC = +10V
R3
850K
C1
0.9nF
Q2
BC107
B
C
E
Vo1 Vo2
0
5
4
1 3
2

Theory:

It has two quasi stable states. The transition between the two states occurs
automatically due to charging and discharging of the capacitors and not due to any
external trigger. Thus none of the transistor is allowed to remain in ON or OFF state.

Design:

V
CC
= 10V; I
C
= 2mA; V
CE
= 0.2V; C = 0.9nF

V
CC
V
CE
(sat) 10 0.2
R
C
= = = 4.9KO
I
C
0.002

R s h
fe
R
C
= 850KO

54
T = 1.38 R C
T = 1ms
C = T / (1.38R) = 0.9nF

Model Graph:

Voltage

V01

Time (ms)
0 0.5 1 1.5

V02

Time (ms)
0 0.5 1 1.5

Result:

Thus astable multivibrator is designed and transient response is plotted.

55
EXPT NO. 16 MONOSTABLE MULTIVIBRATOR

Aim:
To plot the transient response of voltages at collector terminals of Q1 and Q2.
Initial voltages of base and collector of Q1 transistor is zero.

Circuit Diagram:

Q2
BC107
B
C
E
Q1
BC107
B
C
E
D1
1N4007
VCC = +12V
C1
3.2nF
R5 10K
VBB = -2V
R2
5.9K
R1
100K
C2
25nF
R3
452K
R4
5.9K
6
3
7
2
5
4
1
Vo1
Vo2
0

Theory:

Monostable multivibrator has two states which are (i) quasi-stable state and (ii)
stable state. When a trigger input is given to the monostable multivibrator, it switches
between two states. It has resistor coupling with one transistor. The other transistor has
capacitive coupling. The capacitor is used to increase the speed of switching. The
resistor R2 is used to provide negative voltage to the base so that Q1 is OFF and Q2 is
ON. Thus an output square wave is obtained from monostable multivibrator.

56
Model Graph:

Vo1 (Volts)

Time (ms)

Vo2 (Volts)

Time (ms)

Result:

Thus monostable multivibrator is designed and transient response is plotted.

57
13. WEIN BRIDGE OSCILLATOR
AIM: To study and calculate frequency of. Wein Bridge Oscillator.

APPARATUS:
Transistor (BC 107) 2 No
Resistors 10KO 4 No
1 KO 3 No
2.2 KO 2 No
33 KO
6.8 KO
Capacitors 10 F 2 No
100 F
0.01 F 2 No
RPS (0 30 V)
Potentiometer
Bread Boar
CRO
Connecting wires

CIRCUITDIAGRAM:

THEORY:

58
The wein bridge oscillator is a standard circuit for generating low
frequencies in the range of 10 Hz to about 1MHz.The method used for getting
+ve feedback in wein bridge oscillator is to use two stages of an RC-coupled
amplifier. Since one stage of the RC-coupled amplifier introduces a phase shift
of 180 deg, two stages will introduces a phase shift of 360 deg. At the
frequency of oscillations f the +ve feedback network shown in fig makes the
input & output in the phase. The frequency of oscillations is given as
f =1/2R
1
C
1
R
2
C
2

In addition to the positive feedback

PROCEDURE:
1. Connections are made as per the circuit diagram
2. Feed the output of the oscillator to a C.R.O by making adjustments in the
Potentiometer connected in the +ve feedback loop, try to obtain a stable
sine Wave.
3. Measure the time period of the waveform obtained on CRO. & calculate the
Frequency of oscillations.
4. Repeat the procedure for different values of capacitance.

OBSERVATION:
Given R=10k, C=0.01F
f
T
= 1/ 2tRC
f
P
=
T
1
=
Amplitude,V
0
=
MODEL WAVE FORM:

59
RESULT:
The frequency of the wein bridge oscillator is calculated and is verified

VIVA QUESTIONS:

1. Give the formula for frequency of oscillations?
2. What is the condition for wien bridge oscillator to generate oscillations?
3. What is the total phase shift provided by the oscillator?
4. What is the function of lead-lag network in Wein bridge oscillator?
5. which type of feedback is used in Wein bridge oscillator
6. What is gain of Wein bridge oscillator?
7. what are the application of Wein bridge oscillator
8. What is the condition for oscillations?
9. What is the difference between damped oscillations undamped
Oscillations?
Wein bridge oscillator is either LC or RC oscillator.

Ec II Lab Manual

Hochgeladen von

Dokumentinformationen

Originalbeschreibung:

Copyright

Verfügbare Formate

Dieses Dokument teilen

Dokument teilen oder einbetten

Freigabeoptionen

Stufen Sie dieses Dokument als nützlich ein?

Sind diese Inhalte unangemessen?

Copyright:

Verfügbare Formate

Ec II Lab Manual

Hochgeladen von

Copyright:

Verfügbare Formate

Powered to www.technoscriptz.

Das könnte Ihnen auch gefallen