Beruflich Dokumente
Kultur Dokumente
com
KA3S1265R/KA3S1265RF/ KA3S1265RD
Fairchild Power Switch(FPS)
Features
Wide operatimg frequency range up to (150kHz) Pulse by pulse over current limiting Over load protection Over voltage protecton (Min. 23V) Internal thermal shutdown function Under voltage lockout Internal high voltage sense FET External sync terminal Auto Restart Mode
Description
The Fairchild Power Switch(FPS) product family is specially designed for an off line SMPS with minimal external components. The Fairchild Power Switch(FPS) consist of high voltage power SenseFET and current mode PWM IC. Included control IC features a trimmed oscillator, under voltage lock-out, leading edge blanking, optimized gate turn-on/turn-off driver, thermal shut down protection, over voltage protection, temperature compensated precision current sources for loop compensation and fault protection circuit. compared to discrete MOSFET and controller or RCC switching converter solution, a Fairchild Power Switch(FPS) can reduce total component count, design size, weight and at the same time increase efficiency, productivity, and system reliability. It has a basic platform well suited for cost-effective C-TV power supply.
TO-3P-5L
TO-3PF-5L
#5 Sync
Power on reset
Rev.1.0.2
2001 Fairchild Semiconductor Corporation
KA3S1265R/KA3S1265RF/KA3S1265RD
Value 650 650 30 48.0 785 12 8.4 30 0.3 to VSD 269 2.17 25 to +85 55 to +150
Continuous drain current (TC=25C) Continuous drain current (TC=100C) Maximum supply voltage Input voltage range Total power dissipation Operating ambient temperature Storage temperature
Derating TA TSTG
Note: 1. Tj=25C to 150C 2. Repetitive rating: Pulse width limited by maximum junction temperature 3. L=10mH, VDD=50V, RG=27, starting Tj=25 C
KA3S1265R/KA3S1265RF/KA3S1265RD
IDSS
Static drain-source on resistance (note) Forward transconductance Input capacitance Output capacitance Reverse transfer capacitance Turn on delay time Rise time Turn off delay time Fall time Total gate charge (gate-source+gate-drain) Gate-source charge Gate-drain (Miller) charge
(note)
KA3S1265R/KA3S1265RF/KA3S1265RD
Note: 1. These parameters, although guaranteed, are not 100% tested in production 2. These parameters, although guaranteed, are tested in EDS(water test) process 3.The amplitude of the sync. pulse is recommended to be between 2V and 3V for stable sync. function.
KA3S1265R/KA3S1265RF/KA3S1265RD
25
50
75
100
125 150
Temperature [C]
Temperature [C]
1.1 1.05
Iover 1 Ipeak
0.95 0.9 0.85 0 25 50 75 100 125 150 0.8 -25 0 25 50 75 100 125 150
Temperature [C]
Temperature [C]
1.5 1.3
IST Istart
Vth(H) 1 Vstart
0.95 0.9 0 25 50 75 100 125 150 0.85 -25 0 25 50 75 100 125 150
Temperature [C]
Temperature [C]
KA3S1265R/KA3S1265RF/KA3S1265RD
Vth(L) Vstop 1
0.95 0.9 0.85 -25 0 25 50 75 100 125 150
Dmax 1
0.95 0.9 0.85 -25 0 25 50 75 100 125 150
Temperature [C]
Temperature [C]
Vsd 1
0.95 0.9 0 25 50 75 100 125 150 0.85 -25 0 25 50 75 100 125 150
Temperature [C]
Temperature [C]
Vovp 1
0.95 0.9 0 25 50 75 100 125 150 0.85 -25 0 25 50 75 100 125 150
Temperature [C]
Temperature [C]
KA3S1265R/KA3S1265RF/KA3S1265RD
Vss
1 0.9
RDS(on) 1 Rdson
0.5 0 25 50 75 100 125 150 0 -25 0 25 50 75 100 125 150
KA3S1265R/KA3S1265RF/KA3S1265RD
Package Dimensions
TO-3P-5L
KA3S1265R/KA3S1265RF/KA3S1265RD
TO-3P-5L (Forming)
KA3S1265R/KA3S1265RF/KA3S1265RD
TO-3PF-5L
10
KA3S1265R/KA3S1265RF/KA3S1265RD
TO-3PF-5L(Forming)
11
KA3S1265R/KA3S1265RF/KA3S1265RD
Ordering Information
Product Number KA3S1265R-YDTU KA3S1265R-TU KA3S1265RF-YDTU KA3S1265RF-TU KA3S1265RD-YDTU KA3S1265RD-TU
TU : Non Forming Type YDTU : Forming Type
DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
www.fairchildsemi.com 10/17/01 0.0m 001 Stock#DSxxxxxxxx 2001 Fairchild Semiconductor Corporation
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.