Sie sind auf Seite 1von 23

Chapter 3 : Combinational Logic Circuits (Part 1)

Share this

Remember These:

Combinational circuits demultiplexer, magnitude





comparator, parity generator/checker etc. Arithmetic circuits are used for addition, subtraction multiplication division Half adder is used for addition of two binary numbers. Full adder is used to perform addition of more tharr2 bits Serial adder require one full adder for one additional bit while parallel adders requires N full adders for n bit addition. Two more adders are look ahead carry adder and BCD adder. Half subtractor subtracts two numbers we get 2 output variables i e difference and borrow Full subtractor is subtraction of 3 bits. Encoder converts human language into machine language. Decoder is used to convert machine language to human language. Multiplexers are universal circuits which selects one input out of multiple inputs and give it as a result Demultiplexer receives information on single line and distribute to the 2 lines where n are selection lines. Magnitude comparator is used to compare 2 binary numbers Code converters are those which converts a given code to some other code Examples are:

(a) Gray to Binary code converter (b) Binary to Gray code converter (c) Binary to Excess 3 code converter etc. Parity generator is a logic circuit which generates the parity bits for even or odd parity Parity generator is used at the transmitter. Parity checker is used at the receiver. BCD display drive is basically the BCD to seven segment display code converter In this binary coded decimal is displayed on the seven segment displays

Q 1. List the applications of decoders.

Ans. 1 Decoders are used in counter systems 2. Decoders are used for A/D conversion. 3 Decoders are used for D/A conversion 4. Decoders are used in seven segment digital displays.

Q 2 Give functional block diagram of 2 1 MUX


Q 3 Explain half subtractor with the help of its internal circuit

Ans. To subtract two numbers i e two Input variables A and B we get two output variable i e difference D and borrow Bo It is known as half subtractor Functional diagram is shown:

Its truth table is as shown:

Thus, the minimized logic functions are:

The circuit diagram is as shown:

Q 4. Implement half adder circuit using 4 : 1 MUX or multiplexers only.

Ans. Truth table of half adder is as shown:

Q 5. Implement using 4: 1 MUX

Ans. The implementation table is as shown:


Q 6. Design 3 bit Gray Code to binary converters

Ans. The truth table for 3 bit Gray Code to binary conversion is as shown:

K-Maps: For 82:

For B1:

For Bo:

Circuit Implementation is as shown:

Q 7. Design BCD to Excess-3 code converter.

Ans. BCD to Excess-3 Code Converter: The input variables are BCDs (A, B, C and D) and output variables are excess-3 code (E3, E2, E1 and E0)

Truth Table

After 9 i.e. 1001 BCD, mark dont care i.e. X.

Minimization Using K-map: For E3

E3 = A + BD + BS

For E2

For E1

For E0

Implementation of Excess-3 Code Converter:

Q 8. Draw the logic circuit for the expression


Logic circuit representation.

Q 9 Draw the logic circuit for 3 line to 8 line decoder

Ans. 3 line to 8 line decoder circuit is as shown:

It has three input lines i.e. A, B and C and has eight output lines i.e. D0, D1, D2, D3, D4, D5, D6 and D7

Q 10 Draw the logic circuit for the expression


Logic Circuit:

Q 11. Give significance of priority encoder.

Ans. Priority encoder in a special type of encoder. It has priorities given to the input lines from highest priority input line to lowest priority input line, If two or more input lines are active i.e. 1 or high at the same time, then the input line with highest priority will be considered first.

Q 12. How many select lines are there for a 30 to 1 MUX?

Ans. For 30: 1 MUX, 5 select lines are required. 4 select lines are for 16 :

1 MUXs and 1 select line for 2: 1 MUX. = M formula is used. Where n = number of select lines and M are the number of inputs for a MUX. = 32.Thus, 5 select lines are needed.

Q 13. What are the various type of parity checkers and where do we use them?

Ans. Parity checkers are used at the receiver part. They check the parity of the received word and produces its output. Broadly parity checkers are of two types. (i) Odd parity checker (ii) Even parity checker.

Q 14. Design full subtractor using NAND gates.

Ans. Full subtractor is used to subtract three bits and generate difference and borrow. Truth-table of full-subtractor is:

Q 15. Construct 16-bit comparator using 4-bit comparator as a building block.

Ans. 4 bit comparator IC in 7485. It is used for 16 bit comparator.

Thus, 4 ICS are used, which is as shown:

Q 16. How can a DEMUX be used as a decoder?

Ans. The selection lines of the DEMUX can be used as input lines of decoder and if the data input of the demultiplexer is used as the enable input of the decoder then we can use the demultiplexer as a decoder.

Q 17. What is a parity checker?

Ans. Parity checker is a logic circuit that checks the parity binary word. A parity bit is an additional bit which is added to a binary word in order to make the number of ones in the new word format as even for even parity and odd for odd parity.

Q 18. Obtain the truth table for a combinational circuit that accepts a three bit number and generates an output binary number equal to the square of the input number.

Ans. Truth table is as shown for inputs and the corresponding square outputs.

Q 19. Implement using 4 x 1 MUX


Q 20 Describe the operations performed by an encoder and a decoder.

Ans. Operations Performed by Encoder: 1 Encoder is a combinational circuit which encodes one digital input code to them digital output code like octal to binary encoder Decimal to BCD encoder etc 2 It provides the security for the data by encoding it 3 It saves the bandwidth over the channels Operations Performed by Decoder 1 A decoder is a combinational circuit, that converts n input binary information to 2 output lines e g 2 to 4 line decoder 3 to 8 line decoder etc 2 It is used at the receiver part to decode the information

Q 21. Implement the following function using 3 to 8 decoder


Implementation using 3 to 8 decoder:

Q 22 Define a demultiplexer Show how to convert a decoder into a demultiplexer indicate how to add a strobe to this system OR What is demultiplexer Explain the difference between DMIJX and MUX

Ans. Demultiplexer: Demultiplexer is a device which has single input line and many i e output lines The relation of specific output line is controlled by the value of n selection lines It performs the inverse operation of multiplexer In case of decoder, it has n input lines and unique output lines Let us take an example of 2 to 4 line decoder to convert the decoder into a demultiplexer.

2 to 4 line Decoder:

It can be converted into demultiplexer if D1 i e data Input line is converted to all the AND gates simultaneously. Stroke signal is also added to all the AND gates simultaneously as shown in fig.

Strobe signal is similar to enable signal for chip selection. It is an active low signal. If high signal is applied to stroke the chip will be disable because i = 0 goes to all the AND gates And we receive no output at D0, D1, D2 and D3 Difference between DMUX and MUX:

Q 23 Design a Gray-to Excess-3 Code converter using NAND gates

Ans. Gray to Excess3 code converter:

K-maps for Excess 3-codes are

Circuit Diagram:

Q 24. Design a 3-bit carry-look-ahead adder.

Ans. 3-bit look ahead adder : The bit look ahead carry adder speeds up The process by eliminating ripple carry delay. It examines all the input bits simultaneously and generates carry-in-bits for all stages simultaneously. It is done with two additional functions carry generate and carry propagate function.

The carry generate function indicates as to when a carry-out would be generated by full-adder. A carry-out is generated only when both the inputs bits are 1. This condition is expressed as the AND function of the two bits A and B. Carry generate (CG) = A . B Carry propagate (GP) = A B