Sie sind auf Seite 1von 6

16*24 dot matrix display

-The 8*8 dot matrix display is the basic unit of forming a large dot matrix display.

For example
- Forming a 16*24 dot matrix display we use 2 dot matrix together as a length and 3 dot matrix as a width as shown in the figure (07). - Dealing with a 16*24 dot matrix needs a special IC - HT1632 is a special IC used to interface the 16*24 dot matrix
Figure (07)

HT1632:

Description:
- The HT1632 is a memory mapping LED display controller/driver - This can select a number of out bits and commons. - These are 32 out bits & 8 commons and 24 out bits & 16 commons.

- The device supports 16-gradation LEDs for each out line using PWM control with software instructions. - A serial interface is provided for the command mode and data mode. - Only three or four lines are required for the interface between the host controller and the HT1632. - The display can be extended by cascading the HT1632 for wider applications. Block diagram -the internal diagram as shown in the figure (08).
Figure (08)

Pin assignment: - 24 pin output. - 8 pin output or common output. - 8 pin common output.

-3 pin negative and positive power supply. - Input/output data pin as shown in the figure (09).
Figure (09)

Pin description:
Pin Name OUTBIT0 ~OUTBIT23 OUTBIT24 /COM15 COM0~COM7 SYNC OSC I/O O Description Line drivers. These pins drive the LEDs. Drive LED output or Common output

o Common outputs o Cascade synchronization input and output I/o If the system clock is sourced from an external clock
source, the external clock source should be connected to this pad. If the on-chip RC oscillator is selected, this pad can be connected to a high or low level. If the cascade mode is selected, this pad is the driver clock signal. i/o Serial data input or output with pull-high resistor WRITE clock input with pull-high resistor Data on the I DATA lines are latched into the HT1632 on the rising edge of the WR signal. READ clock input with pull-high resistor. The HT1632 I RAM data is clocked out on the falling edge of the RD signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data. Chip select input with pull-high resistor When the CS line I is high, the data and command read from or written to the HT1632 is disabled, and the serial interface circuit is also reset. If CS is low, the data and command transmission between the host controller and the HT1632 are all

DATA WR

RD

CS

LED_VSS VSS VDD

Positive power supply for logic and driver circuit. Timing Diagrams -READ Mode Command Code = 1 1 0

enabled. Negative power supply for driver circuit, ground. Negative power supply for logic circuit, ground.

-READ Mode

Successive Address Reading

-WRITE Mode

Command Code = 1 0 1

- WRITE Mode

Successive Address Reading

-READ-MODIFY-WRITE Mode

Command Code = 1 0 1

-READ-MODIFY-WRITE Mode

Successive Address Reading

- Command Mode

Command Mode = 1 0 0

- Mode-Data and Command Mode

Package dimensions - HT1632's length, width and height as shown in the figure (10).

Figure (10)

Interfacing the HT1632:

Das könnte Ihnen auch gefallen