Beruflich Dokumente
Kultur Dokumente
Lec1
Dr M Shamim Baig
Text/ ref Books DSP Software Development Techniques for Embedded & Real-Time Systems by Robert Oshana Users Manuals of Texas Instruments DSP processors.
Course Outline
Our everyday lives involve the use of DSP systems in things such as cell phone & high-speed
Course Contents
signal processing (DSP) is a method of processing signals and data in order to enhance or modify those signals, or to analyze those signals to determine specific information content.
microprocessor. It has all of the same basic characteristics and components; a CPU, memory, instruction set, buses, etc.
The primary difference is that each of these components is customized slightly to perform signal processing operations more efficiently.
DSPs, therefore, consume less time, energy and power than a general-purpose microprocessor for carrying out signal processing tasks.
Contd
Low power DSPs allow designers to meet strict size, weight & power constraints.
Low power DSPs allow designers to deliver maximum performance & higher density systems
networked camera base station transceivers security identification wireless LAN industrial scanner multimedia gateway high speed printer professional audio advanced encryption
Many of todays complex algorithms are composed of basic signal processing function blocks that DSPs are very efficient at computing
Specialty of DSP
High speed MAC For loop efficiency Special addressing modes & data buffers Pipelining & Parallelism Software optimization High speed I/O
system
Resource constraint
Cost, Size, weight, power, energy CPU cycles, Memory, Peripherals
Real-time
systems
A DSP System
Sampling period (T) = 1 / Sampling Frequency (fs) where fs = 2 x fin-max (Nyquist criteria) T = 1 / 8000 = 125 microseconds Sampling period (T) / Instruction cycle time = number of instructions per sample For a 100 MHz -processor that executes one instruction per cycle the instruction cycle time would be 1/100 MHz = 10 ns
125 us / 10 ns = 12,500 instructions per sample 125 us / 5 ns = 25,000 instructions per sample (for a 200 MHz processor) 125 s / 2 ns = 62,500 instructions per sample (for a 500 MHz processor)