4 BIT Arithmetic Logic Unit (ALU)

Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04

Agenda

Abstract Introduction - Why - Background Information Project Summary Project Details - schematic - Layout - LVS report Longest Path Calculations Lessons Learned Summary Acknowledgements
2

Abstract
Our group has designed a 4 Bit Arithmetic Logic Unit (ALU) that can perform the following functions: - NAND - NOR - XOR - Full Adder The area of our design is 1.04 x 10^-7 m2 Power = I*V = (0.012A)*(2.5V) = 30mW

Introduction
An ALU is the fundamental unit of any computing system. Understanding how an ALU is designed and how it works is essential to building any advanced logic circuits. Using this knowledge and experience, we can move on to designing more complex integrated circuits.
4

Introduction contd.
We have designed an ALU to handle two inputs of 4 bits each to produce a required output based on the output selector line. The possible outputs are Nand, Nor, Xor and Sum as shown in the table.
Sel1 0 1 0 1 Sel2 0 0 1 1 Output Nand Nor Xor Adder

Project Summary
The design uses the concept of parallel computing. All the different logical functional units like Nand, Nor, etc. are cascaded together and produce outputs in parallel at the Mux input. The benefit of this design is that all the computations are done in parallel and available simultaneously, so no clock resources are wasted. The Mux is then simply used to select the required output.
6

Project Details
There are total of 19 pin outs in our design including vdd and gnd. There are 9 D Flip-flops at the input and 4 at the output. There are 4 4x2 Muxs to select the output

Project Details contd.

Create Schematics and layouts for Nand, Nor, Xor, Adder, flip-flop, and Mux in the Cadence tool. Test the schematics using test bench. Create Schematic and layout for 1 bit ALU now using the schematics for the basic logical units. Test the schematic for 1 bit ALU. Create the schematic for 4 bit ALU. Cascade the single bit ALU layouts to create a 4 bit ALU layout. Run the DRC, extracted and LVS check to verify the design.
8

Longest Path Calculations

Tpave = 5ns/10 = 0.5ns A = 10300 Ratio = 1.705

T pave 1 2 3 4 5 6 7 8 DFF INV AOI Mux INV INV AOI XOR INV AOI XOR 0.5ns 0.5ns 0.5ns 0.5ns 0.5ns 0.5ns 0.5ns

Cg

Wn ( X 10^-4)

Wp ( X 10^-4)

New Cg

30ff 7ff 8ff 7ff 7ff 7ff 7ff

1.5 1.8 1.5 1.5 1.5 1.5 1.5

2.55 3.09 2.55 2.55 2.55 2.55 2.55

6.91ff 8.33ff 7ff 7ff 7ff 7ff 7ff

9
10

INV
DFF

0.5ns

7ff

1.5

2.55

7ff

10

4 Bit ALU Schematic

11

Layout

12

Verification- LVS Check

13

Simulation

14

Simulation- Contd

15

Lessons Learned
Dont route in Poly Learned to fix the LVS Error Learn how to use Cadence tool Learn how to design an integrated circuit Make design decisions to create an efficient design.
16

Summary
The project taught us how to design a basic integrated circuit. This is a stepping stone for more complex circuits. Our project has 321 transistors and 19 terminals. The area of our design is = 1.04 x 10^-7m2 The power is 30mW.
17

Acknowledgements
Thanks to professor David Parent for helping us out at all the points where we were stuck. Thanks to Cadence Design Systems for VLSI Lab. Thanks to our colleagues in the lab.

18