Digital Integrated

Circuits
Jan M. Rabaey

AAnantha
Design
Perspective
Chandrakasan
Borivoje Nikolic

The Wire
July 30, 2002
EE141 Integrated Circuits
Digital

2nd

Wires

The Wire

receivers

transmitters

schematics
EE141 Integrated Circuits
Digital

2nd

physical
2

Wires

Interconnect Impact on Chip

EE141 Integrated Circuits

Digital

2nd

Wires

Wire Models

All-inclusive model

EE141 Integrated Circuits

Digital

2nd

Capacitance-only

Wires

Impact of Interconnect Parasitics

Interconnect

parasitics

reduce reliability
affect performance and power consumption
Classes

of parasitics

Capacitive
Resistive
Inductive

EE141 Integrated Circuits

Digital

2nd

Wires

Nature of Interconnect

No of nets
(Log Scale)

Local Interconnect

Pentium Pro (R)

Pentium(R) II
Pentium (MMX)
Pentium (R)
Pentium (R) II

Global Interconnect
SGlobal = SDie

Source: Intel

SLocal = STechnology

10

100

1,000

10,000

100,000

Length (u)

EE141 Integrated Circuits

Digital

2nd

Wires

INTERCONNECT

EE141 Integrated Circuits

Digital

2nd

Wires

Capacitance of Wire Interconnect

VDD

VDD
M2
Cgd12

Vin

Cg4

Cdb2

M4

Vout

M1

Cdb1

Cw

Vout2

Cg3

M3

Interconnect

Fanout

Simplified
Model

EE141 Integrated Circuits

Digital

2nd

Vin

Vout
CL

Wires

Capacitance: The Parallel Plate Model

Current flow
L
Electrical-field lines

W
H
tdi

Dielectric
Substrate

di
cint
WL
t di
EE141 Integrated Circuits
Digital

2nd

SCwire

S
1

S SL SL

Wires

Permittivity

EE141 Integrated Circuits

Digital

2nd

10

Wires

Fringing Capacitance

(a)
H

W - H/2

(b)
EE141 Integrated Circuits
Digital

2nd

11

Wires

Fringing versus Parallel Plate

(from [Bakoglu89])
EE141 Integrated Circuits
Digital

2nd

12

Wires

Interwire Capacitance

fringing

EE141 Integrated Circuits

Digital

2nd

parallel

13

Wires

Impact of Interwire Capacitance

(from [Bakoglu89])

EE141 Integrated Circuits

Digital

2nd

14

Wires

Wiring Capacitances (0.25 m CMOS)

EE141 Integrated Circuits

Digital

2nd

15

Wires

INTERCONNECT

EE141 Integrated Circuits

Digital

2nd

16

Wires

Wire Resistance
R= L
HW
Sheet Resistance
Ro

L
H

R1

EE141 Integrated Circuits

Digital

2nd

R2

17

Wires

Interconnect Resistance

EE141 Integrated Circuits

Digital

2nd

18

Wires

Dealing with Resistance

Selective

Technology Scaling
Use Better Interconnect Materials
reduce average wire-length
e.g. copper, silicides
More

Interconnect Layers

reduce average wire-length

EE141 Integrated Circuits

Digital

2nd

19

Wires

Polycide Gate MOSFET

Silicide
PolySilicon
SiO2

n+

n+
p

Silicides: WSi 2, TiSi 2, PtSi 2 and TaSi

Conductivity: 8-10 times better than Poly

EE141 Integrated Circuits

Digital

2nd

20

Wires

Sheet Resistance

EE141 Integrated Circuits

Digital

2nd

21

Wires

Modern Interconnect

EE141 Integrated Circuits

Digital

2nd

22

Wires

Example: Intel 0.25 micron Process

5 metal layers
Ti/Al - Cu/Ti/TiN
Polysilicon dielectric

EE141 Integrated Circuits

Digital

2nd

23

Wires

INTERCONNECT

EE141 Integrated Circuits

Digital

2nd

24

Wires

Interconnect
Modeling

EE141 Integrated Circuits

Digital

2nd

25

Wires

The Lumped Model

Vo ut
cwi re

Driver

R d r iv e r

V in

EE141 Integrated Circuits

Digital

2nd

Vout

C lu m p e d

26

Wires

The Lumped RC-Model

The Elmore Delay

EE141 Integrated Circuits

Digital

2nd

27

Wires

The Ellmore Delay

RC Chain

EE141 Integrated Circuits

Digital

2nd

28

Wires

Wire Model
Assume: Wire modeled by N equal-length segments

For large values of N:

EE141 Integrated Circuits

Digital

2nd

29

Wires

The Distributed RC-line

EE141 Integrated Circuits

Digital

2nd

30

Wires

Step-response of RC wire as a
function of time and space
2.5

x= L/10

x = L/4

voltage (V)

1.5

x = L/2

x= L
0.5
0

0.5

EE141 Integrated Circuits

Digital

2nd

1.5

2.5
3
time (nsec)

3.5

4.5

31

Wires

RC-Models

EE141 Integrated Circuits

Digital

2nd

32

Wires

Driving an RC-line
(r w,cw,L)

Rs

V o ut

V in

EE141 Integrated Circuits

Digital

2nd

33

Wires

Design Rules of Thumb

rc delays should only be considered when tpRC
>> tpgate of the driving gate
Lcrit >> tpgate/0.38rc
rc delays should only be considered when the
rise (fall) time at the line input is smaller than
RC, the rise (fall) time of the line
trise < RC

when not met, the change in the signal is slower

than the propagation delay of the wire

EE141 Integrated Circuits

Digital

2nd

MJIrwin, PSU, 2000

34

Wires