Beruflich Dokumente
Kultur Dokumente
CSE241A
Winter 2005
Power Consumption
Website: http://vlsicad.ucsd.edu/courses/ece260b-w05
http://vlsicad.ucsd.edu
Area / cost
Performance
Power consumption
Manufacturing yield
Reliability
Signal integrity (e.g., crosstalk, supply voltage drop, etc.)
http://vlsicad.ucsd.edu
Power Dissipation
Lead Microprocessors power continues to increase
Power (Watts)
100
P6
Pentium proc
10
8086 286
1
8008
4004
486
386
8085
8080
0.1
1971
1974
1978
1985
1992
2000
Year
Courtesy, Intel
http://vlsicad.ucsd.edu
Power Density
10000
Rocket
Nozzle
1000
Nuclear
Reactor
100
8086
10 4004
Hot Plate
P6
8008 8085
Pentium proc
386
286
486
8080
1
1970
1980
1990
Year
2000
2010
Courtesy, Intel
http://vlsicad.ucsd.edu
Consumer products
Temperature
- Every 10OC increase in operating temperature roughly doubles a
components failure rate
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Watts
time
Energy is area under curve
Two approaches require the same energy
Approach 1
Approach 2
time
http://vlsicad.ucsd.edu
Energy E = P dt
Energy-delay products
http://vlsicad.ucsd.edu
Outline
Problem statement
Power dissipation components
Power estimation
Optimization techniques
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Supply Voltage:
Has been dropping
with successive
generations
Activity factor:
How often, on
average, do wires
switch?
Slide courtesy of Mary Jane Irwin, PSU
Clock frequency:
Increasing
http://vlsicad.ucsd.edu
Transition
time
RP
RN
CL
http://vlsicad.ucsd.edu
ID
W
exp(q (VGS VT ) / nkT )
L
http://vlsicad.ucsd.edu
Isd,leak
High Perf.
1.E+00
1/
High Perf.
1.E-01
1.E-02
1000
1/
Low Pwr
Isd,leak
Low pwr
100
2001 2003 2005 2007 2009 2011 2013 2015
1.E-03
1.E-04
I sd,leak (A/m)
1/ (GHz)
10000
1.E-05
1.E-06
Year
ECE 260B CSE 241A Power Consumption 14
http://vlsicad.ucsd.edu
1.00
10000
0.90
1000
0.80
100
Tox
0.70
0.60
10
0.50
1
0.1
0.01
0.30
0.20
Oxy-nitride no longer
adequate: high K
needed
0.001
0.0001
2001
0.40
Igate spec.
from ITRS
2002
2003
2004
2005
2006
2007
2010
T ox (normalized)
Jgate (normalized)
100000
0.10
0.00
2013
2016
Year
Need for high K driven by Low Power, not High Performance
ECE 260B CSE 241A Power Consumption 15
http://vlsicad.ucsd.edu
2 f
P = CL VDD
VDD Ipeak f01 + VLeakage
01 + tsc
DD Ileakage power
Dynamic
power
Short-circuit
(~90% today and
power
(~2% today and
decreasing
(~8% today and
increasing
relatively)
decreasing
relatively)
absolutely)
http://vlsicad.ucsd.edu
Outline
Problem statement
Power dissipation components
Power estimation
Optimization techniques
http://vlsicad.ucsd.edu
Power
Analysis
RTL
Synthesis
Power
Analysis
Logic
Optimization
Power
Analysis
Transistor
Optimization
Power
Analysis
http://vlsicad.ucsd.edu
Circuit Simulation
Logic
Optimization
Current Flows
Transistor
Optimization
Power Analysis
http://vlsicad.ucsd.edu
Power Estimation
Dynamic Analysis
Simulation
Very accurate
http://vlsicad.ucsd.edu
Power Ingredients
Dynamic Dissipation
Pdyn = CLVDDVsw f0 1
VDD
In
Out
CL
ISC
Short-Circuit Currents
Psc = VDDIsc
Static Dissipation
Pstat = VDD Ileak
http://vlsicad.ucsd.edu
1
P i (t )v (t )dt
T0
http://vlsicad.ucsd.edu
Timing Simulation
i(Vdd)
Vdd
in
in
out1
out2
out3
out1
VddVth
out2
out3
http://vlsicad.ucsd.edu
Switch-Level Simulation
Up to 3 Orders of Magnitude Faster than Circuit
Accurate for Dynamic Power
Unreliable on leakage and direct path currents
IRSIM
SPICE
Cap (fF/bit)
100
90
80
70
60
50
40
30
20
10
0
0
10
20
30
40
Sample
50
60
http://vlsicad.ucsd.edu
Timing
Switch
Adder
Shift Register
% Error Speedup % Error Speedup
6
15
7
3.7
27
60
4
22
http://vlsicad.ucsd.edu
PowerMill Epic
Star-ADM
Avant!
LSIM
Analyst
Mentor
Mixed transistor/gate simulation
Graphics Series-Parallel Switch algorithm
http://vlsicad.ucsd.edu
Power
Analysis
RTL
Synthesis
Power
Analysis
Logic
Optimization
Power
Analysis
Transistor
Optimization
Power
Analysis
http://vlsicad.ucsd.edu
Input
Transition
V
IInt
ISW
N
ILeak
Ci
GND
Static
Leakage Power (Ileak) [< 1%]
Sub-threshold leakage dominates, some due to leakage substrate
Complete
Completepower
powermodel
modelprovides
providesinfrastructure
infrastructurefor
foranalysis
analysisand
andoptimization
optimization
ECE 260B CSE 241A Power Consumption 28
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Probabilistic
Analysis
Simulation
with integrated
Power Analysis
Transistor
Optimization
Simulation
Toggle
Rates
Power
Analysis
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Probabilistic Propagation
glitches?
Simulation
http://vlsicad.ucsd.edu
1 T/2
Signal activity (transition density)P
- probability
i(t)dt
i limof signalswitching
T T T / 2
ni(T): the number of switching for i(T) in [-T/2,T/2]
Ai
ni (T)
lim T
T
http://vlsicad.ucsd.edu
Normalized activity
f : clock frequency
ai
Ai
f
Pavg
1 2
Vdd
C jA j
2
jall nodes
fanout ( j)a j
jallnodes
http://vlsicad.ucsd.edu
Probability Propagation
Let y = f(x1, , xn) be a Boolean function with independent variables xi, the signal probability of f can be obtained in linear time as follows.
where
P ( y ) P ( x1 ) P ( f x1 ) P ( x1 ) P ( f x1 )
http://vlsicad.ucsd.edu
Activity Propagation
Let y = f(x1, , xn) be a Boolean function with independent variables xi, the signal activity of f can be obtained in linear time as follows.
where
y
A( y ) P ( ) A( xi )
xi
i 1
n
y
y | x 1 y | x 0
x
http://vlsicad.ucsd.edu
Probability Propagation
Propagate
AND gate
sp(1) = sp1 * sp2
1/2
tp(01) = sp * (1 - sp)
1/2
1/4
7/16
1/2
1/2
Example
1/4
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Probability Propagation
Problem: Reconvergent
Fan-out:
Creates spatial
correlation between
signals
Problems
0.5
0.75
0.5
0.375?
0.5!
P(X) = P(B=1).(P(X=1 | B = 1)
Becomescomplexanduntractablerealfast
ECE 260B CSE 241A Power Consumption 39
http://vlsicad.ucsd.edu
Solution to Reconvergence
0.375
Preferred Technique:
Ordered Binary Decision Diagrams
(OBDDs)
Other approaches:
1 0.5
0.75
c
0
0.25
1 0
0
1
a
0.25
0.5
0.125
super-gates
computation of correlation
coefficients
0.375
OBDD
Z = bc + abc
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Symbolic Network
Transition Counters
http://vlsicad.ucsd.edu
Probability Simulation
User specifies typical signal behavior at the circuit inputs using probability waveforms,
which is a sequence of values indicating the probability that the signal is high for a
certain time intervals, and the probability that the signal takes transition from low to high.
0.2
0.6
0.0
0.75
0.5
0.0
t1
t2
t3
http://vlsicad.ucsd.edu
It
I0
PS0
Next
State
PSt
Comb.
Logic
http://vlsicad.ucsd.edu
DesignPower
Synopsys
PowerSim
Power_tool
Veritools
Simulation based
WattWatcher
Gate
Sente
Simulation based
POET
Viewlogic
Simulation based
Xpower
Genashor
Asynchronous designs
http://vlsicad.ucsd.edu
Power
Analysis
RTL
Synthesis
Power
Analysis
Logic
Optimization
Power
Analysis
Transistor
Optimization
Power
Analysis
http://vlsicad.ucsd.edu
Power Estimation
Simulation
Monte-Carlo technique
Hierarchical simulation
Architectural/gate/transistor-level
Statistical estimation
http://vlsicad.ucsd.edu
Synthesis
condition
Synthesis
P&R
RTL planning
/ mapping
Post-layout
netlist
Structure
(macro)
netlist
Power
Characterization
Power
Macro-model
database
Enhanced
RTL
Power model
library generator
Powerlib.vhd
Powerlib.v
RTL design
Testbench
stimuli
RTL
simulation
Powerlib.c
Power
report
Power waveform / profile http://vlsicad.ucsd.edu
The number of input stimuli did not cause any error above
the 10% mark if we considered at least 10 input patterns
http://vlsicad.ucsd.edu
400%
Behavioral
RTL
50%
Gate
20%
10%
Switch
http://vlsicad.ucsd.edu
Expectations
Algorithmic
Algorithm selection
orders of magnitude
Behavioral
Concurrency
Memory
several times
Power manage
Clock ctrl
10-90%
RT Level
Structural transform.
10-15%
Tech. indep.
Extr/decomp
15%
Tech dep.
Tech. mapping
Gate sizing
20%
20%
Layout
Placement
20%
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Outline
Problem statement
Power dissipation components
Power estimation
Optimization techniques
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Reducing Capacitance
Clock gating
Sleep transistors
http://vlsicad.ucsd.edu
http://vlsicad.ucsd.edu
Sleep transistors
http://vlsicad.ucsd.edu
Power
Analysis
RTL
Synthesis
Power
Analysis
Logic
Optimization
Power
Analysis
Transistor
Optimization
Power
Analysis
http://vlsicad.ucsd.edu
Optimization modes:
Optimization Goals
Delay
Power
Slack
AMPS - Epic
ECE 260B CSE 241A Power Consumption 59
http://vlsicad.ucsd.edu
Power
Analysis
RTL
Synthesis
Power
Analysis
Logic
Optimization
Power
Analysis
Transistor
Optimization
Power
Analysis
http://vlsicad.ucsd.edu
Switching
Switching Activity
Activity
Constraints
Constraints
(timing,
(timing, power,
power, area)
area)
Logic Optimization
Tech
Library
Power
Power Optimization
Optimization
Parasitics
Parasitics
(Capacitance)
(Capacitance)
Power
Power Optimized
Optimized
Gate
Gate Level
Level Netlist
Netlist
http://vlsicad.ucsd.edu
Factoring
Structuring
Buffer insertion/deletion
Dont care optimization
Technology mapping
Sizing
Pin assignment
http://vlsicad.ucsd.edu
Factoring
Pa = 0.1
Pb = 0.5
Pc = 0.5
http://vlsicad.ucsd.edu
Logic Restructuring
http://vlsicad.ucsd.edu
Technology Mapping
a
b
c
d
slack=1
http://vlsicad.ucsd.edu
Technology Mapping
Example: 6-input AND
Implemented using 6 input NAND, 3 input NAND, and 2-input NAND [Bellaouar, ElMasry]
Library 1: High-Speed
Library 2: Low-Area
http://vlsicad.ucsd.edu
Area
Area
Delay
Delay (ns)
(ns)
Energy
Energy (fF)
(fF)
6-input
6-input
99
1.1
1.1
6.7
6.7
3-input
3-input
11
11
0.86
0.86
42.5
42.5
2-input
2-input
13
13
0.83
0.83
89.4
89.4
Library
Library 11
Library
Library 22
6-input
6-input
6.7
6.7
3.5
3.5
3-input
3-input
42.5
42.5
19.5
19.5
2-input
2-input
89.4
89.4
43.7
43.7
http://vlsicad.ucsd.edu
State encoding
mostly ad hoc
Clock gating
Pre-computation
http://vlsicad.ucsd.edu
Clock gating
http://vlsicad.ucsd.edu
Pre-computation
Other options:
guarded evaluation
set output directly
http://vlsicad.ucsd.edu
Power Compiler
Results:
design dependent
library dependent
http://vlsicad.ucsd.edu
Loop unrolling
Retiming
Pipelining
http://vlsicad.ucsd.edu
Summary
Design Flow for Power well covered at circuit and gate level
Most emphasis on analysis not much on optimization
Overall optimization results are mixed
Plenty of room at the physical end
http://vlsicad.ucsd.edu