Beruflich Dokumente
Kultur Dokumente
Design
Unit-VI
1.FPGA Architecture
Figure below illustrates the basic architecture
of an FPGA. The architecture encompasses three
types of configurable elements. They are,
A core array of logic blocks
Input-output blocks
Switch blocks.
The input-output block and the switched
block are collectively known as routing resources.
The digital circuit implemented on FPGA by
configuring the logic block and the routing
resources.
Figure: Basic FPGA Architecture
The digital circuit to be implanted on
the FPGA is disintegrated into smaller sub-
circuits so that each element can be
mapped on to a logic block in the FPGA.
The essential connectivity between
the sub-circuits is realized using the routing
channels.
The horizontal and vertical lines in
the FPGA architecture called tracks denote
the routing channel resources.
The input-output blocks offer a
programmable interface between the internal
array of logic blocks and the FPGAs external
package pins.
Logic blocks can carry-out
combinational and sequential logic functions
specified by the user.
The switch block connects the horizontal
and vertical routing channels.
2. FPGA CONFIGURATION
Due to the volatile nature of FPGAS
the contents on it gets reused, when the
systems power is turned off or
interrupted. So the FPGA does not store
the program on itself.
Whenever you want to use FPGA, it
is essential to Upload a program to it.
Therefore, a configuration element must
be used with the FPGA.
Configuration Element:
FPGA can be configurable by using one of these
configurations below:
Computer : it is used for quick and easy program
development. The computer usually is not needed after
the design completed. Therefore it is used at the stage of
program development. The cables given with the
development boards are used for this purpose.
Microcontroller : A microcontroller which has an
embedded program can be used to configure the FPGA.
Boot-PROM : These are FPGA manufacture own Boot-
PROMs. They are used to configure the FPGA
automatically after turning power ON.
During the programming of
FPGA, Two types of PROM’s
are used. They are,
Data in : in-std-logic-vector;
-- output ports
End stack;
7.Explain implementation of
QUEUE using VHDL code
A queue is a data structure
which operates with first in first
out logic. i.e; the data entered
initially leaves first from the
queue.
When queue is full, data
cannot be further loaded into it.
Similarly when queue is empty,
data cannot be removed from it.
Queue has 6 input ports and 5
out ports.
The input ports are :
CLK : clock
CS : chip select
RD : Read
RST : Reset
WR : Write
Input data : Data input to queue
The out put ports are :
Full : During the write operation, when all the
memory locations are full, then the signal is active
high.
Empty : when all the memory locations are empty,
then the signal is active high.
Almost full : During the write operation, when all
the memory locations are full,except one memory
location then the signal is active high.
Almost empty : during the read operation, when all
the memory locations are full, except one memory
location then the signal is active high.
Output : data output.
VHDL implementation of the queue:-