Sie sind auf Seite 1von 43

Chapter 10 Differential Amplifiers

 10.1 General Considerations

 10.2 Bipolar Differential Pair

 10.3 MOS Differential Pair

 10.4 Cascode Differential Amplifiers

 10.5 Common-Mode Rejection

 10.6 Differential Pair with Active Load

1
Audio Amplifier Example

 An audio amplifier is constructed above that takes on a


rectified AC voltage as its supply and amplifies an audio
signal from a microphone.
CH 10 Differential Amplifiers 2
“Humming” Noise in Audio Amplifier Example

 However, VCC contains a ripple from rectification that leaks


to the output and is perceived as a “humming” noise by the
user.
CH 10 Differential Amplifiers 3
Supply Ripple Rejection

v X  Av vin  vr
vY  vr
v X  vY  Av vin

 Since both node X and Y contain the ripple, their difference


will be free of ripple.

CH 10 Differential Amplifiers 4
Ripple-Free Differential Output

 Since the signal is taken as a difference between two


nodes, an amplifier that senses differential signals is
needed.
CH 10 Differential Amplifiers 5
Common Inputs to Differential Amplifier

v X  Av vin  vr
vY  Av vin  vr
v X  vY  0

 Signals cannot be applied in phase to the inputs of a


differential amplifier, since the outputs will also be in phase,
producing zero differential output.
CH 10 Differential Amplifiers 6
Differential Inputs to Differential Amplifier

v X  Av vin  vr
vY   Av vin  vr
v X  vY  2 Av vin

 When the inputs are applied differentially, the outputs are


180° out of phase; enhancing each other when sensed
differentially.
CH 10 Differential Amplifiers 7
Differential Signals

 A pair of differential signals can be generated, among other


ways, by a transformer.
 Differential signals have the property that they share the
same average value to ground and are equal in magnitude
but opposite in phase.
CH 10 Differential Amplifiers 8
Single-ended vs. Differential Signals

CH 10 Differential Amplifiers 9
Differential Pair

 With the addition of a tail current, the circuits above operate


as an elegant, yet robust differential pair.

CH 10 Differential Amplifiers 10
Common-Mode Response

VBE 1  VBE 2
I EE
I C1  I C 2 
2
I EE
V X  VY  VCC  RC
2

CH 10 Differential Amplifiers 11
Common-Mode Rejection

 Due to the fixed tail current source, the input common-


mode value can vary without changing the output common-
mode value.

CH 10 Differential Amplifiers 12
Differential Response I

I C1  I EE
IC2  0
V X  VCC  RC I EE
VY  VCC
CH 10 Differential Amplifiers 13
Differential Response II

I C 2  I EE
I C1  0
VY  VCC  RC I EE
V X  VCC
CH 10 Differential Amplifiers 14
Differential Pair Characteristics

 None-zero differential input produces variations in output


currents and voltages, whereas common-mode input
produces no variations.
CH 10 Differential Amplifiers 15
Small-Signal Analysis

I EE
I C1   I
2
I EE
IC2   I
2

 Since the input to Q1 and Q2 rises and falls by the same


amount, and their bases are tied together, the rise in IC1 has
the same magnitude as the fall in IC2.
CH 10 Differential Amplifiers 16
MOS Differential Pair’s Common-Mode Response

I SS
V X  VY  VDD  RD
2

 Similar to its bipolar counterpart, MOS differential pair


produces zero differential output as VCM changes.

CH 10 Differential Amplifiers 17
Equilibrium Overdrive Voltage

I SS
VGS  VTH equil 
W
 n Cox
L

 The equilibrium overdrive voltage is defined as the


overdrive voltage seen by M1 and M2 when both of them
carry a current of ISS/2.
CH 10 Differential Amplifiers 18
Minimum Common-mode Output Voltage

I SS
VDD  RD  VCM  VTH
2

 In order to maintain M1 and M2 in saturation, the common-


mode output voltage cannot fall below the value above.
 This value usually limits voltage gain.
CH 10 Differential Amplifiers 19
Differential Response

CH 10 Differential Amplifiers 20
Small-Signal Response

VP  0
Av   g m RD

 Similar to its bipolar counterpart, the MOS differential pair


exhibits the same virtual ground node and small signal
gain.
CH 10 Differential Amplifiers 21
Power and Gain Tradeoff

 In order to obtain the source gain as a CS stage, a MOS


differential pair must dissipate twice the amount of current.
This power and gain tradeoff is also echoed in its bipolar
counterpart.
CH 10 Differential Amplifiers 22
MOS Differential Pair’s Large-Signal Response

  n Cox Vin1  V in 2 
1 W 4 I SS
I D1  I D 2  Vin1  Vin 2 
2

2 L W
 n Cox
L
CH 10 Differential Amplifiers 23
Maximum Differential Input Voltage

Vin1  Vin 2 max


 2 VGS  VTH equil

 There exists a finite differential input voltage that


completely steers the tail current from one transistor to the
other. This value is known as the maximum differential
input voltage.
CH 10 Differential Amplifiers 24
Contrast Between MOS and Bipolar Differential Pairs

MOS Bipolar

 In a MOS differential pair, there exists a finite differential


input voltage to completely switch the current from one
transistor to the other, whereas, in a bipolar pair that
voltage is infinite.

CH 10 Differential Amplifiers 25
The effects of Doubling the Tail Current

 Since ISS is doubled and W/L is unchanged, the equilibrium


overdrive voltage for each transistor must increase by 2
to accommodate this change, thus Vin,max increases by 2
as well. Moreover, since ISS is doubled, the differential
output swing will double.
CH 10 Differential Amplifiers 26
The effects of Doubling W/L

 Since W/L is doubled and the tail current remains


unchanged, the equilibrium overdrive voltage will be
lowered by 2 to accommodate this change, thus Vin,max
will be lowered by 2 as well. Moreover, the differential
output swing will remain unchanged since neither ISS nor RD
has changed
CH 10 Differential Amplifiers 27
Small-Signal Analysis of MOS Differential Pair

1 W 4 I SS W
I D1  I D 2   n Cox Vin1  Vin 2    n Cox I SS Vin1  Vin 2 
2 L W L
 n Cox
L
 When the input differential signal is small compared to
4ISS/nCox(W/L), the output differential current is linearly
proportional to it, and small-signal model can be applied.

CH 10 Differential Amplifiers 28
Virtual Ground and Half Circuit

VP  0
Av   g m RC

 Applying the same analysis as the bipolar case, we will


arrive at the same conclusion that node P will not move for
small input signals and the concept of half circuit can be
used to calculate the gain.
CH 10 Differential Amplifiers 29
MOS Differential Pair Half Circuit Example I

0
 1 
Av   g m1  || rO 3 || rO1 
 g m3 
CH 10 Differential Amplifiers 30
MOS Differential Pair Half Circuit Example II

 0
g m1
Av  
g m3
CH 10 Differential Amplifiers 31
MOS Differential Pair Half Circuit Example III

 0
RDD 2
Av  
RSS 2  1 g m
CH 10 Differential Amplifiers 32
MOS Cascode Differential Pair

Av   g m1rO3 g m3 rO1
CH 10 Differential Amplifiers 33
MOS Telescopic Cascode

Av   g m1  g m3 rO3 rO1  || ( g m5 rO5 rO7 )


CH 10 Differential Amplifiers 34
Example: MOS Telescopic Parasitic Resistance

Rop  rO 5 || [ R1 1  g m5 rO 7   rO 7 ]
Av   g m1 ( Rop || rO 3 g m3 rO1 )
CH 10 Differential Amplifiers 35
CM to DM Conversion, ACM-DM

Vout RD

VCM 1 / g m  2 REE

 If finite tail impedance and asymmetry are both present,


then the differential output signal will contain a portion of
input common-mode signal.
CH 10 Differential Amplifiers 36
Supply Noise Corruption

 The most critical drawback of this topology is supply noise


corruption, since no common-mode cancellation
mechanism exists. Also, we lose half of the signal.
CH 10 Differential Amplifiers 37
Differential Pair with Active Load

 The input differential pair decreases the current drawn from


RL by I and the active load pushes an extra I into RL by
current mirror action; these effects enhance each other.
CH 10 Differential Amplifiers 38
MOS Differential Pair with Active Load

 Similar to its bipolar counterpart, MOS differential pair can


also use active load to enhance its single-ended output.

CH 10 Differential Amplifiers 39
Asymmetric Differential Pair

 Because of the vastly different resistance magnitude at the


drains of M1 and M2, the voltage swings at these two nodes
are different and therefore node P cannot be viewed as a
virtual ground.
CH 10 Differential Amplifiers 40
Thevenin Equivalent of the Input Pair

vThev   g mN roN (vin1  vin 2 )


RThev  2roN
CH 10 Differential Amplifiers 41
Simplified Differential Pair with Active Load

vout
 g mN (rON || rOP )
vin1  vin 2
CH 10 Differential Amplifiers 42
Proof of VA << Vout

vout A
vA  
2 g mP rOP
I

vout
I   g m4v A
rO 4

CH 10 Differential Amplifiers 43

Das könnte Ihnen auch gefallen