Sie sind auf Seite 1von 17

TIMERS AND INTERRUPTS

OF
PIC 16 F877A

SUBMITTED TO: PRESENTED BY:


DR. KANIKA SHARMA SHWETA TRIPATHI
(ASST. PROF.) ROLL NO.: 161610
DEPT. OF ELECTRONICS & COMM.
OUTLINES

• Timer 0
• Timer 1
• Timer 2
• Interrupts
• INTCON Register
• PIE 1 Register
• PIR 1 Register
• PIE 2 Register
• PIR 2 Register
INTRODUCTION

• PIC 16F877A supports three timers in addition to watch dog timer.


• The three timers are:
1. Timer 0
2. Timer 1
3. Timer 2
TIMER 0

• 8 bit timer/counter
• Readable and Writable
• 8 bit software programmable prescaler, can be prescaled for the rates 1:2,
1:4,………………..1:256
• Generates timer0 overflow interrupt
• Clock source :
1. Internal (Fosc/4)
2. External(configured to increment on either rising or falling edge)
TIMER 1

• 16 bit timer/counter
• Programmable prescaled for the rates 1:1, 1:2, 1:4, 1:8
• synchronization is done after prescaling
• Clock source :
1. Internal
2. External
T1CON REGISTER
TIMER 2

• 8 bit timer with prescaling and postscaling


• Useful in PWM generation as a time base
TIMER 2 BLOCK DIAGRAM
INTERRUPTS

• A signal that is sent to the microcontroller to mark the event that need immediate
action.
• Interrupt is asking the processor to stop to perform the current program and to make
time to execute a special code.
• PIC 16F877 supports 14 interrupt sources.
CONTD…

1. External Interrupt RB0/INT


2. Port B change interrupt
3. Timer 0 overflow interrupt
4. Peripheral Interrupts corresponding to the parallel slave port, USART, timer 1
overflow, timer 2 overflow, ADC, synchronous serial port, CCP 1(capture compare),
CCP 2, SSP bus collision.
INTCON REGISTER
PIE 1 REGISTER
• PSPIE : Parallel Slave Port read/write interrupt enable bit

• ADIE: ADC interrupt enable bit

• RCIE: USART receive interrupt enable bit

• TXIE: USART transmit interrupt enable bit

• SSPIE: Synchronous serial port interrupt enable bit

• CCPIE: CCP1 interrupt enable bit

• TMR2IE: TMR2 to PR2 match interrupt enable bit.

• TMR1IE: TMR1 overflow interrupt enable bit


PIR 1 REGISTER
• PSPIF : Parallel Slave Port read/write interrupt flag

• ADIF: ADC interrupt Flag

• RCIF: USART receive interrupt flag

• TXIF: USART transmit interrupt flag

• SSPIF: Synchronous serial port interrupt flag

• CCPIF: CCP1 interrupt flag

• TMR2IF: TMR2 to PR2 match interrupt flag

• TMR1IF: TMR1 overflow interrupt flag


PIE 2 REGISTER
• Bits 7,6,5,2,1 are unimplemented , they are
always kept clear

• EEIE: EEPROM write operation interrupt enable

• BCLIE: Bus Collision interrupt enable ----------- ----------- ----------- EEIE BCLIE ----------- ----------- CCP2IE

• CCP2IE: CCP2 interrupt enable


PIR 2 REGISTER ----------- ----------- ----------- EEIF BCLIF ----------- ----------- CCP2IF

• Bits 7,6,5,2,1 are unimplemented ,


they are always kept clear

• EEIF: EEPROM write operation


interrupt Flag

• BCLIF: Bus Collision interrupt Flag

• CCP2IF: CCP2 interrupt Flag


Thank You

Das könnte Ihnen auch gefallen