Digital Logic Design

Ali Saleh

Integrated Circuit

04/10/20 Digital Logic Design - Ali Saleh 1

 IC (integrated circuits)

• TTL (transistor-Transistor Logic)

– Uses transistors and resistors
– Resistors require a lot of integrated circuit area
– High power consumption
– TTL used in SSI (Small Scale Integration)

• CMOS (PMOS+NMOS) : Complementary Metal-Oxide Semiconductor

– Does not use any resistors
– Use NMOS and PMOS transistors (switches)
– Low power consumption
– CMOS used in VLSI (Very Large Scale Integration)

04/10/20 Digital Logic Design - Ali Saleh 2

 Transistors - Building Blocks of IC’s

• If Logic gates are the building blocks of the computers, The

transistors are the building block for Logic gates.
• Microprocessors contain millions of transistors
– Intel Pentium II: 7 million
– Intel Pentium III: 28 million
• Logically, each transistor acts as a switch
• Combined to implement logic functions
– AND, OR, NOT
• Combined to build higher-level structures
– Adder, multiplexer, decoder, register, …
• Combined to build processors

04/10/20 Digital Logic Design - Ali Saleh 3

 Building Blocks of Logic Gates

A A

C C

B B

nMOS transistor pMOS transistor

A-B closed when A-B closed when
C=1 C=0
(normally open) (normally closed)
C voltage State C voltage State

0 volts open 0 volts closed

2.9 volts closed 2.9 volts open

04/10/20 Digital Logic Design - Ali Saleh 4

 CMOS Circuit

• Complementary MOS (Metal-Oxide Semiconductor)

• Uses both N-type and P-type MOS transistors
– P-type
• Attached to + voltage
• Pulls output voltage UP when input is zero
– N-type
• Attached to GND
• Pulls output voltage DOWN when input is one
• For all inputs, make sure that output is either connected to GND or to +,
but not both!

04/10/20 Digital Logic Design - Ali Saleh 5

 Inverter (NOT Gate)

Truth table

In Out In Out

0V 2.9 V 0 1

2.9 V 0V 1 0

04/10/20 Digital Logic Design - Ali Saleh 6

 NAND Gate (AND-NOT)

A B C

0 0 1

0 1 1

1 0 1

Note: Parallel structure on top, serial on bottom. 1 1 0

04/10/20 Digital Logic Design - Ali Saleh 7

 NOR Gate (OR-NOT)

A B C

0 0 1

0 1 0

1 0 0

Note: Serial structure on top, parallel on bottom. 1 1 0

04/10/20 Digital Logic Design - Ali Saleh 8

 AND Gate

A B C

0 0 0

0 1 0

1 0 0

1 1 1

Add inverter to NAND

04/10/20 Digital Logic Design - Ali Saleh 9

 OR Gate

A B C

0 0 0

0 1 1

1 0 1

1 1 1

Add inverter to NOR

04/10/20 Digital Logic Design - Ali Saleh 10
 TTL Chips
14 13 12 11 10 9 8

7404 Hex Inverters

1 2 3 4 5 6 7

14 13 12 11 10 9 8

7408 Quad 2-Input AND Gates

1 2 3 4 5 6 7

14 13 12 11 10 9 8

7432 Quad 2-Input OR Gates

1 2 3 4 5 6 7

04/10/20 Digital Logic Design - Ali Saleh 11

 TTL NAND, NOR, XOR

14 13 12 11 10 9 8

7400 Quad 2-Input NAND Gates

1 2 3 4 5 6 7

14 13 12 11 10 9 8

7402 Quad 2-Input NOR Gates

1 2 3 4 5 6 7

14 13 12 11 10 9 8

7486 Quad 2-Input EXCLUSIVE-OR Gates

1 2 3 4 5 6 7

04/10/20 Digital Logic Design - Ali Saleh 12

 TTL Multiple-input Gates

14 13 12 11 10 9 8

7421 Dual 4-Input AND Gates

1 2 3 4 5 6 7

14 13 12 11 10 9 8

7430 8-Input NAND Gate

1 2 3 4 5 6 7

04/10/20 Digital Logic Design - Ali Saleh 13

 TTL specifications

• High logic level = 2.0 -5.0 v = Logic 1 = true

• Low logic level = 0 – 0.8 v = Logic 0 =false

04/10/20 Digital Logic Design - Ali Saleh 14