Beruflich Dokumente
Kultur Dokumente
INTEL 8085
Introduction to 8085
It was introduced in 1977.
It is 8-bit microprocessor.
Its actual name is 8085 A.
It is single NMOS device.
It contains 6200
transistors approx.
Its dimensions are
164 mm x 222 mm.
It is having 40 pins Dual-
Inline-Package (DIP).
www.eazynotes.
2 Navjot Rathour 04/12/20
com
Introduction to 8085
It has three advanced
versions:
◦ 8085 AH
◦ 8085 AH2
◦ 8085 AH1
These advanced
versions are designed
using HMOS
technology.
www.eazynotes.
3 Navjot Rathour 04/12/20
com
Introduction to 8085
The advanced versions
consume 20% less
power supply.
Instruction Unit
www.eazynotes.
6 Navjot Rathour 04/12/20
com
Processing Unit
Arithmetic and Logic Unit
Accumulator
Status Flags
Temporary Register
www.eazynotes.
7 Navjot Rathour 04/12/20
com
Instruction Unit
Instruction Register
Instruction Decoder
www.eazynotes.
8 Navjot Rathour 04/12/20
com
Storage and Interface
Unit
General Purpose Registers
Stack Pointer
Program Counter
Increment/Decrement Register
Address Latch
Address/Data Latch
www.eazynotes.
9 Navjot Rathour 04/12/20
com
Three Other Units
Interrupt Controller
Power Supply
www.eazynotes.
10 Navjot Rathour 04/12/20
com
Accumulator
It the main register of microprocessor.
It is an 8-bit register.
www.eazynotes.
11 Navjot Rathour 04/12/20
com
Arithmetic & Logic Unit
(ALU)
It performs various arithmetic and logic
operations.
The data is available in accumulator and
temporary/general purpose registers.
Arithmetic Operations:
Logic Operations:
www.eazynotes.
12 Navjot Rathour 04/12/20
com
Temporary Register
www.eazynotes.
13 Navjot Rathour 04/12/20
com
Status Flags
www.eazynotes.
14 Navjot Rathour 04/12/20
com
Status Flags
S = Sign Flag
Z = Zero Flag
AC = Auxiliary Carry Flag
P = Parity Flag
CY = Carry Flag
www.eazynotes.
15 Navjot Rathour 04/12/20
com
Status Flags
www.eazynotes.
16 Navjot Rathour 04/12/20
com
Status Flags
www.eazynotes.
17 Navjot Rathour 04/12/20
com
Status Flags
www.eazynotes.
18 Navjot Rathour 04/12/20
com
Status Flags
www.eazynotes.
19 Navjot Rathour 04/12/20
com
Program Status Word
(PSW)
The contents of Accumulator and Status
Flags clubbed together is known as
Program Status Word (PSW).
It is a 16-bit word.
www.eazynotes.
20 Navjot Rathour 04/12/20
com
Instruction Register
www.eazynotes.
21 Navjot Rathour 04/12/20
com
Instruction Decoder
www.eazynotes.
22 Navjot Rathour 04/12/20
com
Timing and Control Unit
www.eazynotes.
23 Navjot Rathour 04/12/20
com
Timing and Control Unit
RD (Read, active low).
IO/M (Input-Output/Memory).
READY
RESET IN
RESET OUT
CLK OUT
www.eazynotes.
24 Navjot Rathour 04/12/20
com
General Purpose
Registers
There are 6 general purpose registers, namely B, C, D, E,
H, L.
Each of the them is 8-bit register.
B – C, D – E, H – L.
www.eazynotes.
25 Navjot Rathour 04/12/20
com
Program Counter
www.eazynotes.
26 Navjot Rathour 04/12/20
com
Stack Pointer
www.eazynotes.
27 Navjot Rathour 04/12/20
com
Increment/Decrement
Register
www.eazynotes.
28 Navjot Rathour 04/12/20
com
Address Latch
www.eazynotes.
29 Navjot Rathour 04/12/20
com
Address/Data Latch
The lower-byte of address and 8-bit of data are
multiplexed.
It holds either lower-byte of address or 8-bits of data.
www.eazynotes.
30 Navjot Rathour 04/12/20
com
Serial I/O Controller
It is used to convert serial data into parallel
and parallel data into serial.
Microprocessor works with 8-bit parallel
data.
Serial I/O devices works with serial transfer
of data.
Therefore, this unit is the interface between
microprocessor and serial I/O devices.
www.eazynotes.
31 Navjot Rathour 04/12/20
com
Interrupt Controller
It is used to handle the interrupts.
TRAP
RST 7.5
RST 6.5
RST 5.5
INTR
www.eazynotes.
32 Navjot Rathour 04/12/20
com
Interrupt Controller
www.eazynotes.
33 Navjot Rathour 04/12/20
com
Power Supply
www.eazynotes.
34 Navjot Rathour 04/12/20
com
TYPES OF ARCHITECTURE
VON NEUMANN
www.eazynotes.
35 Navjot Rathour 04/12/20
com
It is named after the mathematician and
early computer scientist John Von Neumann.
www.eazynotes.
37 Navjot Rathour 04/12/20
com
The name is originated from "Harvard Mark I" a relay
based old computer.
The computer has two separate memories for storing
data and program.
Processor can complete an instruction in one cycle if
appropriate pipelining strategies are implemented.
In the first stage of pipeline the instruction to be
executed can be taken from program memory. In the
second stage of pipeline data is taken from the data
memory using the decoded instruction or address.
Most of the modern computing architectures are
based on Harvard architecture. But the number of
stages in the pipeline varies from system to system.
www.eazynotes.
38 com 04/12/20