Sie sind auf Seite 1von 8

CADENCE TOOLS

Prepared by,
Name : VINAI.T.,
` SCH. No. : 102114304
COURSE : MTECH- VLSI & EMBEDDED SYSTEM DESIGN

12/09/21 Electronics and Communication Engineering Dept., MANIT 1


CADENCE – VOLTAGESTORM
• For Power and Power Rail Verification
Complex power-sensitive designs increases the risk
that IR drop will be a cause of silicon failure. Design
teams require comprehensive power and power rail
analysis solutions that can accurately validate on-
chip power delivery networks, from initial power
planning through final signoff prior to tape-out.

Within the Cadence Encounter digital IC design


platform, VoltageStorm power verification helps you
quickly validate and optimize your power networks
using both static and dynamic analysis approaches
12/09/21 Electronics and Communication Engineering Dept., MANIT 2
CADENCE – VOLTAGESTORM
• VoltageStorm power verification has been proven
to validate IR drop and power electro migration (EM)
• Up-front power rail analysis to help create robust
power networks during power planning

12/09/21 Electronics and Communication Engineering Dept., MANIT 3


CADENCE – Voltage Storm

12/09/21 Electronics and Communication Engineering Dept., MANIT 4


CADENCE – Voltage Storm - Plots

IR Drop

Current Density

Recommended De-coupling
capacitance

12/09/21 Electronics and Communication Engineering Dept., MANIT 5


Cadence – VoltageStorm- Benefits

• Enables efficient creation of on-chip power


networks
• Minimizes risk of power-related silicon failures
• Optimizes low-power designs
• Delivers an efficient, hierarchical analysis solution
• Supported by major reference flows, ASIC and IP
vendors, and IDMs

12/09/21 Electronics and Communication Engineering Dept., MANIT 6


Cadence – VOLTAGESTORM- Features

• POWER-DRIVEN DESIGN REQUIREMENTS


• POWERMETER POWER ESTIMATION
• VOLTAGESTORM PE/DG
• TRANSISTOR-LEVEL ANALYSIS
• AUTOMATED DE-COUPLING CAPACITANCE
OPTIMIZATION
• IMPACT OF IR DROP ON TIMING AND SI NOISE

12/09/21 Electronics and Communication Engineering Dept., MANIT 7


Cadence – VS - Specification
SySTEM REQUIREMENTS
Specific requirements are
design dependent
• 512MB (min) DRAM
• 2GB (min) swap space
• 50MB software disc space
• 2GB per 1M gates design disc space
PLATFORM/OS
• Sun Solaris 8 or 9 (32-bit, 64-bit)
• HP-UX 11.0 (32-bit, 64-bit)
• Opteron Linux RHEL 3.0 (64-bit)
• Red Hat Linux RHEL 2.1 (32-bit)
• BM AIX 5.1 (32-bit, 64-bit)
INTERFACE
• OpenAccess 2.2
12/09/21 Electronics and Communication Engineering Dept., MANIT 8

Das könnte Ihnen auch gefallen