Beruflich Dokumente
Kultur Dokumente
ANDHRAPRADESH
Name : B. Rama Sundari
Designation : Lecturer in ECE
Branch : Electronics & Comm. Engg.
Institute : Govt. Polytechnic for women,
Guntur
Year/ Semester : III
Subject : Digital Electronics
Subject Code : CM-305
Topic : Logic gates & Boolean Algebra
Duration : 50 mts.
Sub topic : Serial Adder
Teaching aids : Diagrams
CM305 .18
1
• What is a parallel adder
– An adder that can simultaneously add all bits of
binary number at a time
CM305 .18
3
Addition of two
4-bit Numbers
C3 C2 C1 C0
A3A2A1A0
B3 B2B1 B0
C4 S3 S2 S1 S0
• The Serial adder adds one bit at a time (in one clock
pulse)
Delay
Carry
Inpu A
t
Shift Full S
Shift register
register
Shift Adder Sum Output
register
Inpu B
t
Fig 18.1
CM305 .18
5
• The two shift registers stores two input bits
CM305 .18
Serial Adder
• The two shift registers supply two input bits to the full
adder starting from the least significant bit
• The delay circuit delays the carry bit by one clock pulse
CM305 .18
7
Serial Adder (Continued)
addition
CM305 .18
8
Comparison between serial and parallel
adder
Parallel Adder Serial Adder
• It adds all the bits at a • It needs n clock pulses
time (i.e., in one clock for n-bit addition
pulse)
• This is slower
• This is faster
• This needs only one full
• It requires n full adders for adder
n-bit addition
• Less hardware is enough
• More hardware is required
CM305 .18
9
Summary
CM305 .18
10
QUIZ
1. 4
3. 1
5. 8
7. 16
CM305 .18
11
Serial adder needs ……. Clock pulses for 4-bit addition
1. 2
3. 1
5. 4
4. 8
CM305 .18 12
Assignment
CM305 .18
Frequently asked questions in the exam
CM305 .18
14