- Dokument581-517-525DNA based Password Authentication Scheme using Hyperelliptic Curve Cryptography for Smart Cardhochgeladen vonidescitation
- DokumentEffect of Electrostatic Discharge on Analog Circuitshochgeladen vonidescitation
- DokumentComputational Analysis of 3-Dimensional Transient Heat Conduction in the Stator of an Induction Motor during Reactor Starting using Finite Element Methodhochgeladen vonidescitation
- DokumentIsolated Flyback Converter Designing, Modeling and Suitable Control Strategieshochgeladen vonidescitation
- DokumentSelective Harmonic Elimination of Three Phase Bidirectional AC Buck Converter for Power Quality Improvementhochgeladen vonidescitation
- DokumentSimulation based Study of FPGA Controlled Single- Phase Matrix Converter with Different Types of Loadshochgeladen vonidescitation
- DokumentDelta Domain Modeling and Identification Using Neural Networkhochgeladen vonidescitation
- DokumentTesting of Boost Rectification of Back-to-Back Converter for Doubly Fed Induction Generatorhochgeladen vonidescitation
- DokumentSimulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge Lampshochgeladen vonidescitation
- DokumentMicrocontroller based Digital Trigger Circuit for Converterhochgeladen vonidescitation
- DokumentSimulation and Analysis of Electric Control System for Metal Halide High Intensity Discharge Lampshochgeladen vonidescitation
- DokumentMicrocontroller based Digital Trigger Circuit for Converterhochgeladen vonidescitation
- DokumentCall for Paper 1hochgeladen vonidescitation
- DokumentA Low Cost Wireless Interfacing Device between PS/2 Keyboard and Displayhochgeladen vonidescitation
- DokumentCongestion Management using Optimal Choice and Allocation of FACTS Controllershochgeladen vonidescitation
- DokumentLow Power Full Adder using 9T Structurehochgeladen vonidescitation
- DokumentStatic-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operationhochgeladen vonidescitation
- DokumentModified Adaptive Lifting Structure Of CDF 9/7 Wavelet With Spiht For Lossy Image Codinghochgeladen vonidescitation
- DokumentPower Quality Parameters Measurement Techniqueshochgeladen vonidescitation
- DokumentDesign of Series Feed Microstrip Patch Antenna Array using HFSS Simulatorhochgeladen vonidescitation
- DokumentStudy of Logic Gates Using Quantum Cellular Automatahochgeladen vonidescitation
- DokumentA Three-to-Five-Phase Matrix Converter BasedFive- Phase Induction Motor Drive Systemhochgeladen vonidescitation
- DokumentComparison of CMOS Current Mirror Sourceshochgeladen vonidescitation
- DokumentConducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Paralleled Solar Power Invertershochgeladen vonidescitation
- DokumentTwo Bit Arithmetic Logic Unit (ALU) in QCAhochgeladen vonidescitation
- DokumentDesign of Switched Reluctance Motor for Three Wheeler Electric Vehiclehochgeladen vonidescitation
- DokumentMTJ-Based Nonvolatile 9T SRAM Cellhochgeladen vonidescitation
- DokumentAdd-on or Integration? The future of CR Deployment in Real World - An Industrial and Marketing Viewpointhochgeladen vonidescitation
- DokumentThree Degree of Freedom Control of Inverted Pendulum by using Repulsive Magnetic Levitationhochgeladen vonidescitation
- DokumentMammographic Feature Enhancement using Singularities of Contourlet Transformhochgeladen vonidescitation
- DokumentNovel Cyclic Prefix Selection to Improve Spectral Efficiency and Signal Strength in OFDM Systemshochgeladen vonidescitation
- DokumentDevelopment of Subsea Altimeter Sensor System (SASS) Using Portable Sonar Sensor Fish Finder Alarm for Unmanned Underwater Vehicleshochgeladen vonidescitation
- DokumentDesign and Characterization of SDRAM Controller IP Core with Built In ECC Modulehochgeladen vonidescitation
- DokumentContent Addressable Memory (CAM) is a special purpose Random Access Memory device that can be accessed by searching for data content. This paper describes a novel architecture design and characterization of a reusable soft IP core for CAM controller with sequential replacement policy, so as to improve the match ratio of the CAM memory. The proposed design was modeled using Verilog HDL and also prototyped in Xilinx® SPARTAN family FPGA.The power analysis was done using XPower® analyzer and the hardware test result was obtained by ChipScope® Pro logic analyzerhochgeladen vonidescitation
- DokumentA Detailed Explanation of Solenoid Forcehochgeladen vonidescitation
- DokumentA New Approach for Error Reduction in Localization for Wireless Sensor Networkshochgeladen vonidescitation
- DokumentK-Sorthochgeladen vonidescitation
- DokumentQuantitative Comparison of Artificial Honey Bee Colony Clustering and Enhanced SOM based K-means Clustering Algorithms for Extraction of ROI from Breast DCE-MR Imageshochgeladen vonidescitation
- DokumentStudy on Usage of Management Information System in Medium to Large Scale Industrieshochgeladen vonidescitation
- DokumentPerformance Analysis of WiMAX Networks with Relay Stationhochgeladen vonidescitation
- DokumentCloud Computinghochgeladen vonidescitation
- DokumentA Kernel-Level Traffic Probe to Capture and Analyze Data Flows with Prioritieshochgeladen vonidescitation
- DokumentIndividual Differences in Multimedia Learninghochgeladen vonidescitation
- DokumentPerformance Evaluation of Phish Mail Guard: Phishing Mail Detection Technique by using Textual and URL analysishochgeladen vonidescitation
- DokumentReliability Demonstration Testing for Continuous-Type Software Products Based on Variation Distancehochgeladen vonidescitation
- DokumentPerformance Analysis of Hybrid Approach for Privacy Preserving in Data Mininghochgeladen vonidescitation
- DokumentThe Effectiveness of 2D-3D Converters in Rendering Natural Water Phenomenahochgeladen vonidescitation
- DokumentModified Koblitz Encoding Method for ECChochgeladen vonidescitation
- DokumentA Simple Information Retrieval Techniquehochgeladen vonidescitation