Uploads by Ahmad Shdifat

Acceptable Use

ICDL

PRESENT cipher

Fat tree topology

High radix , and routing

Dragon Fly

Flattened Butterfly

Database System Concepts and Architecture

Advance SQL

Relational Database Design by ER- and EER-to-Relational Mapping

Introduction

SQL difinition language

The Relational Data Model and Relational Database Constraints

DML and QL

Data Modeling Using the Entity-Relationship (ER) Model

Ch1

Appendix a , sic/ex

Engineering Ethics

Engineering Ethics

Engineering Ethics

Engineering Ethics

Engineering Ethics

Engineering Ethics

Engineering Ethics

Engineering Ethics

Light-Weight Encryption Processor Verilog Code

12_Documentation and Ethics in Engineering Writing (Ch11)

11_Writing to Get an Engineering Job (Ch10)

10_Engineering Your Presentation (Ch9)

09_Accessing Engineering Information (Ch8)

08_Tables and Graphics (Ch7)

07_Writing an Engineering Report (Ch6)

06_Writing Common Engineering Documents-B (Ch5)

05_Writing Common Engineering Documents-A (Ch5)

04_Writing Letters, Memoranda, And E-Mail (Ch4)

03_Eliminating Intermittent Noise in Writing (Ch3)

02_Some Guidelines for Good Engineering Writing (Ch2)

01_Engineers and Writing (Ch1)

AES Algorithm

Light-Weight Encryption Processor v2

Verilog Simulator

Verilog Basics 9 FSMD Basics and Example

Verilog Basics 8 FSM

Verilog Basics 7 Examples of Basic Components

Verilog Basics 6 System Functions and Tasks

Verilog Basics 5 Functions and Tasks

Verilog Basics 4 Blocks CondStatement Loops

Verilog Basics 3 Assingments

Verilog Basics 2 Expressions